Fast guided filter for power-efficient real-time 1080p streaming video processing

被引:0
|
作者
Dragomir El Mezeni
Lazar Saranovac
机构
[1] University of Belgrade,
[2] School of Electrical Engineering,undefined
来源
关键词
Guided image filtering; Real-time video processing; Power-efficient video processing;
D O I
暂无
中图分类号
学科分类号
摘要
With the advent of embedded vision systems, smart sensors with integrated image signal processing (ISP) become a hot topic. This poses a need for efficient hardware implementation, regarding resource utilization and power consumption, of core image processing algorithms. Power consumption is especially important, since many of the target devices are usually battery operated. Edge-aware filtering, although it is used in many core image processing algorithms, is still challenging operation, especially in cases where large kernels are needed. In this paper, efficient hardware realization of fast guided filter (FGF) is proposed. It is based on idea that large filter of size R=K·S\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$R=K \cdot S$$\end{document} can be calculated by downsampling input image by factor S and using filter of size K. Besides reduced memory and logic requirements, this optimization enables that, for the scaling factor S, core processing is done at 1/S2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$1/S^{2}$$\end{document} pixel clock, providing significantly lower power consumption. Experimental results on Cyclone V FPGA chip demonstrate that, for FGF of size 35×35\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$35 \times 35$$\end{document} with downsampling factor S=7\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$S=7$$\end{document}, the proposed design achieves 60 fps for 1080p video. Memory utilization is 147.3 kB without need for any off-chip memory. Core dynamic power consumption is 79.89 mW. Proposed design consumes less total power than state-of-the-art guided filter realizations including ASIC-based solutions. This module can be seamlessly integrated into smart sensors ISP units, because it is designed for power-efficient streaming processing.
引用
收藏
页码:511 / 525
页数:14
相关论文
共 50 条
  • [1] Fast guided filter for power-efficient real-time 1080p streaming video processing
    El Mezeni, Dragomir
    Saranovac, Lazar
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2020, 17 (03) : 511 - 525
  • [2] Real-Time Hardware Implementation of HEVC Video Encoder for 1080p HD Video
    Miyazawa, Kazuyuki
    Sakate, Hiroharu
    Sekiguchi, Shun-ichi
    Motoyama, Nobuaki
    Sugito, Yasuko
    Iguchi, Kazuhisa
    Ichigaya, Atsuro
    Sakaida, Shin-ichi
    [J]. 2013 PICTURE CODING SYMPOSIUM (PCS), 2013, : 225 - 228
  • [3] An FPGA-based real-time background identification circuit for 1080p video
    Genovese, Mariangela
    Napoli, Ettore
    [J]. 8TH INTERNATIONAL CONFERENCE ON SIGNAL IMAGE TECHNOLOGY & INTERNET BASED SYSTEMS (SITIS 2012), 2012, : 330 - 335
  • [4] Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing
    Sergio Saponara
    Luca Fanucci
    Stefano Marsi
    Giovanni Ramponi
    [J]. Journal of Real-Time Image Processing, 2007, 1 : 267 - 283
  • [5] Algorithmic and architectural design for real-time and power-efficient Retinex image/video processing
    Saponara, Sergio
    Fanucci, Luca
    Marsi, Stefano
    Ramponi, Giovanni
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2007, 1 (04) : 267 - 283
  • [6] A Real-Time 1080p 2D-to-3D Video Conversion System
    Tsai, Sung-Fang
    Cheng, Chao-Chung
    Li, Chung-Te
    Chen, Liang-Gee
    [J]. IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE 2011), 2011, : 803 - 804
  • [7] A Real-Time 1080p 2D-to-3D Video Conversion System
    Tsai, Sung-Fang
    Cheng, Chao-Chung
    Li, Chung-Te
    Chen, Liang-Gee
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2011, 57 (02) : 915 - 922
  • [8] Power-Efficient Embedded Processing with Resilience and Real-Time Constraints
    Wang, Liang
    Vega, Augusto
    Buyuktosunoglu, Alper
    Bose, Pradip
    Skadron, Kevin
    [J]. 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 231 - 236
  • [9] ASIP-based reconfigurable architectures for power-efficient and real-time image/video processing
    Sergio Saponara
    Michele Casula
    Luca Fanucci
    [J]. Journal of Real-Time Image Processing, 2008, 3 : 201 - 216
  • [10] ASIP-based reconfigurable architectures for power-efficient and real-time image/video processing
    Saponara, Sergio
    Casula, Michele
    Fanucci, Luca
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2008, 3 (03) : 201 - 216