Inductance modelling of SWCNT bundle interconnects using partial element equivalent circuit method

被引：0
|
作者：
Sudhanshu Choudhary
S. Qureshi
机构：
[1] Indian Institute of Technology,VLSI/EDA Lab, Department of Electrical Engineering
来源：
Journal of Computational Electronics | 2011年 / 10卷
关键词：
Interconnects; Inductance; Nanotube; PEEC;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Partial element equivalent circuit method (PEEC) is used to model the total loop inductance of a single wall carbon nanotube (SWCNT) bundle interconnects in a ground-signal-ground (GSG) configuration. Nanotube bundle is modelled as an equivalent rectangular conductor using the proposed equivalent area model, where the conductor area is determined by the area of single nanotube and total number of nanotubes in the bundle. Magnetic inductance and total inductance are calculated after obtaining the partial mutual and partial self inductance values from this method. The effects of spacing to width ratio and wire length over the total inductance are also presented in this paper.
引用
收藏
页码：241 / 247
页数：6
相关论文
共 50 条
  • [1] Inductance modelling of SWCNT bundle interconnects using partial element equivalent circuit method
    Choudhary, Sudhanshu
    Qureshi, S.
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2011, 10 (1-2) : 241 - 247
  • [2] Partial Element Equivalent Circuit Method Modeling of Silicon Interconnects
    Lombardi, Luigi
    Romano, Daniele
    Antonini, Giulio
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2017, 65 (12) : 4794 - 4801
  • [3] Stable Partial Inductance Calculation for Partial Element Equivalent Circuit Modeling
    Song, Zhenfei
    Duval, Fabrice
    Su, Donglin
    Louis, Anne
    [J]. APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL, 2010, 25 (09): : 738 - 749
  • [4] Equivalent Effective p.u.l. Parameters for Reduced Order Circuit of SWCNT Bundle Interconnects
    Sarto, Maria Sabrina
    Tamburrano, Alessio
    D'Aloia, Alessandro
    [J]. 2009 9TH IEEE CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2009, : 62 - 65
  • [5] Experimental and Simulation Study on Inductance and Equivalent Resistance using Equivalent Circuit Model and Finite Element Method
    Sasayama, Teruyoshi
    Yanamoto, Yusuke
    Funaji, Shunsuke
    Ao, Takahiro
    [J]. IEEJ JOURNAL OF INDUSTRY APPLICATIONS, 2016, 5 (05) : 392 - 397
  • [6] Circuit Modeling and Performance Analysis of GNR@SWCNT Bundle Interconnects
    Zhao, Wensheng
    Yuan, Mengjiao
    Wang, Xiang
    Wang, Dawei
    [J]. CHINESE JOURNAL OF ELECTRONICS, 2023, 32 (06) : 1271 - 1277
  • [7] Circuit Modeling and Performance Analysis of GNR@SWCNT Bundle Interconnects
    ZHAO Wensheng
    YUAN Mengjiao
    WANG Xiang
    WANG Dawei
    [J]. Chinese Journal of Electronics, 2023, 32 (06) : 1271 - 1277
  • [8] Partial element equivalent circuit (PEEC) models for on-chip passives and interconnects
    Verbeek, ME
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2004, 17 (01) : 61 - 84
  • [9] Electrothermal formulation of the partial element equivalent circuit method
    Lombardi, Luigi
    Raimondo, Raffaele
    Antonini, Giulio
    [J]. INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2018, 31 (04)
  • [10] Circuit modeling and performance analysis of SWCNT bundle 3D interconnects
    Qian Libo
    Zhu Zhangming
    Ding Ruixue
    Yang Yintang
    [J]. JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
12345