Design of a Low Power Analog and Multi-shaped Fully Programmable Twin-Cell Membership Function Generator Circuit in 65 nm CMOS Technology

被引:0
|
作者
Hossein Ghasemian
Saeed Karami
Ebrahim Abiri
Mohammad Reza Salehi
机构
[1] Shiraz University of Technology,Department of Electrical and Electronic Engineering
[2] Regional Information Center for Science and Technology (RICeST),undefined
关键词
Fuzzy logic controller; Membership function generator; Fully programmable; Low power; Analog transconductance-mode;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents a new approach for implementing an analog fully programmable membership function generator (MFG) with twin-cell topology which can operate in Transconductance-mode. The proposed multi-shaped MFG circuit is capable of generating the trapezoidal, triangular, S- and Z-shaped membership functions. Also, a full programmability disposition in all parameters of height, position and width is achievable. To make this purpose, a simple structure of complementary differential pairs is utilized which changing of their applied input constant voltages and bias current led into programming, independently. Moreover, the proposed MFG architecture has a stellar functionality which makes it suitable for implementing as a general-purpose fuzzy logic controller. Since in this proposed MFG approach, only 26 transistors are used, the chip area and total power dissipation can be decreased to 552 µm2 and 83.8 µW, respectively, which is reduced in comparison with the other works. The proposed MFG circuit is simulated in 65 nm standard CMOS technology with a single supply voltage of 1.2 V. The post-layout simulation results show that the proposed twin-cell MFG circuit is in great collusion which indicates a high delicacy of the proposed design, and the circuit presents the profit of negligible linearity error less than 5.2%. Furthermore, this proposed circuit is compared with a simulated MFG circuit named the comparative MFG, and the exported results show the improved functionality of the proposed twin-cell MFG, specifically.
引用
收藏
页码:2 / 21
页数:19
相关论文
共 9 条
  • [1] Design of a Low Power Analog and Multi-shaped Fully Programmable Twin-Cell Membership Function Generator Circuit in 65 nm CMOS Technology
    Ghasemian, Hossein
    Karami, Saeed
    Abiri, Ebrahim
    Salehi, Mohammad Reza
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2021, 40 (01) : 2 - 21
  • [2] An Analog Multi-shaped and Fully Programmable Twin-cell MFG Structure in 65nm CMOS Technology
    Karami, Saeed
    Ghasemian, Hossein
    Abiri, Ebrahim
    Salehi, Mohammad Reza
    2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 195 - 200
  • [3] Assessment of a Low-Power 65 nm CMOS Technology for Analog Front-End Design
    Manghisoni, Massimo
    Gaioni, Luigi
    Ratti, Lodovico
    Re, Valerio
    Traversi, Gianluca
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (01) : 553 - 560
  • [4] A Low-Power Cell-Based-Design Multi-Port Register File in 65nm CMOS Technology
    Uhlig, Johannes
    Hoeppner, Sebastian
    Ellguth, Georg
    Schueffny, Rene
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 313 - 316
  • [5] The design and analysis of dual control voltages delay cell for low power and wide tuning range ring oscillators in 65 nm CMOS technology for CDR applications
    Salem, Sanaz
    Tajabadi, Mehrnaz
    Saneei, Mohsen
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2017, 82 : 406 - 412
  • [6] Design of Peripheral Circuits for the Implementation of Memory Array Using Data-Aware (DA) SRAM Cell in 65 nm CMOS Technology for Low Power Consumption
    Singh, Ajay Kumar
    Saadatzi, Mohammad-Sadegh
    Venkataseshaiah, C.
    JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (01) : 9 - 20
  • [7] A New 16-bit Low-Power PVT-Calibrated Time-Based Differential Analog-to-Digital Converter (ADC) Circuit in CMOS 65nm Technology
    El-Bayoumi, Abdullah
    Mostafa, Hassan
    Soliman, Ahmed M.
    2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 492 - 493
  • [8] High-speed reduced-leakage SRAM memory cell design techniques for low-power 65 nm FD-SOI/SON CMOS technology
    Saha, Deepon
    Sarkar, Subir Kumar
    MICROELECTRONICS JOURNAL, 2014, 45 (07) : 848 - 856
  • [9] A Low-Power 10-Bit 2GS/s Hybrid Time-Interleaved Digital-to-Analog Converter with a New Neutrolized-Glitch Unit Current Cell in 65 nm CMOS Technology
    Ghasemi, Razieh
    Karami, Mohammad Azim
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2024, : 7472 - 7497