共 50 条
- [2] A Formal Verification Environment for Railway Signaling System Design Formal Methods in System Design, 1998, 12 : 139 - 161
- [6] Implementation of a large, radio-based SCADA system ENTELEC '96, TECHNICAL PAPERS: TO EDUCATE AND INFORM, 1996, : 289 - 294
- [7] VESTA: a system level verification environment based on C++ VLSI CIRCUITS AND SYSTEMS, 2003, 5117 : 209 - 219
- [8] Observer-based verification using introspection - A system-level verification implementation ADVANCES IN DESIGN AND SPECIFICATION LANGUAGES FOR EMBEDDED SYSTEMS, 2007, : 209 - +
- [9] Formal Verification of a Fuzzy Rule-Based Classifier Using the Prototype Verification System FUZZY INFORMATION PROCESSING, NAFIPS 2018, 2018, 831 : 1 - 12
- [10] Verification of Dependable Architecture based on Prototype Verification System PROCEEDINGS OF THE 2ND INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION APPLICATIONS (ICCIA 2012), 2012, : 918 - 921