Detector-integrated on-chip QKD receiver for GHz clock rates

被引:0
|
作者
Fabian Beutel
Helge Gehring
Martin A. Wolff
Carsten Schuck
Wolfram Pernice
机构
[1] University of Münster,
[2] Institute of Physics,undefined
[3] Center for Nanotechnology (CeNTech),undefined
[4] Center for Soft Nanoscience (SoN),undefined
来源
npj Quantum Information | / 7卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Quantum key distribution (QKD) can greatly benefit from photonic integration, which enables implementing low-loss, alignment-free, and scalable photonic circuitry. At the same time, superconducting nanowire single-photon detectors (SNSPD) are an ideal detector technology for QKD due to their high efficiency, low dark-count rate, and low jitter. We present a QKD receiver chip featuring the full photonic circuitry needed for different time-based protocols, including single-photon detectors. By utilizing waveguide-integrated SNSPDs we achieve low dead times together with low dark-count rates and demonstrate a QKD experiment at 2.6 GHz clock rate, yielding secret-key rates of 2.5 Mbit/s for low channel attenuations of 2.5 dB without detector saturation. Due to the broadband 3D polymer couplers the reciver chip can be operated at a wide wavelength range in the telecom band, thus paving the way for highly parallelized wavelength-division multiplexing implementations.
引用
收藏
相关论文
共 50 条
  • [1] Detector-integrated on-chip QKD receiver for GHz clock rates
    Beutel, Fabian
    Gehring, Helge
    Wolff, Martin A.
    Schuck, Carsten
    Pernice, Wolfram
    NPJ QUANTUM INFORMATION, 2021, 7 (01)
  • [2] On-chip clock faults' detector
    Metra, C
    Favalli, M
    Di Francescantonio, S
    Riccò, B
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (4-5): : 555 - 564
  • [3] On-Chip Clock Faults' Detector
    C. Metra
    M. Favalli
    S. Di Francescantonio
    B. Riccò
    Journal of Electronic Testing, 2002, 18 : 555 - 564
  • [4] 300 GHz Integrated Heterodyne Receiver and Transmitter With On-Chip Fundamental Local Oscillator and Mixers
    Kim, Sooyeon
    Yun, Jongwon
    Yoon, Daekeun
    Kim, Moonil
    Rieh, Jae-Sung
    Urteaga, Miguel
    Jeon, Sanggeun
    IEEE TRANSACTIONS ON TERAHERTZ SCIENCE AND TECHNOLOGY, 2015, 5 (01) : 92 - 101
  • [5] On-chip LJJ clock source generates 50 GHz
    不详
    MICROWAVES & RF, 2004, 43 (08) : 74 - 74
  • [6] A 60-GHz CMOS Receiver With an On-Chip ADC
    Varonen, Mikko
    Kaltiokallio, Mikko
    Saari, Ville
    Viitala, Olli
    Karkkainen, Mikko
    Lindfors, Saska
    Ryynanen, Jussi
    Halonen, Kari A. I.
    RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, : 399 - +
  • [7] Single-Chip 220-GHz Active Heterodyne Receiver and Transmitter MMICs With On-Chip Integrated Antenna
    Abbasi, Morteza
    Gunnarsson, Sten E.
    Wadefalk, Niklas
    Kozhuharov, Rumen
    Svedin, Jan
    Cherednichenko, Sergey
    Angelov, Iltcho
    Kallfass, Ingmar
    Leuther, Arnulf
    Zirath, Herbert
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2011, 59 (02) : 466 - 478
  • [8] On-Chip Integrated Antennas for 200 GHz Applications
    Jenning, Michael
    Klein, Bernhard
    Hahnel, Ronny
    Plettemeier, Dirk
    2015 IEEE INTERNATIONAL CONFERENCE ON UBIQUITOUS WIRELESS BROADBAND (ICUWB), 2015,
  • [9] A 2-GHz direct sampling delta-sigma tunable receiver with 40-GHz sampling clock and on-chip PLL
    Chalvatzis, T.
    Dickson, T. O.
    Voinigescu, S. P.
    2007 Symposium on VLSI Circuits, Digest of Technical Papers, 2007, : 54 - 55
  • [10] A 1.9GHz silicon receiver with on-chip image filtering
    Macedo, J
    Copeland, M
    Schvan, P
    PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1997, : 181 - 184