共 50 条
- [2] COMPARISON OF DIFFERENT TECHNIQUES FOR SELECTIVE HARMONIC ELIMINATION PWM IN INVERTERS - A REVIEW [J]. 2017 8TH IEEE ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2017, : 509 - 515
- [3] A seven-level defined selective harmonic elimination PWM strategy [J]. 2006 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-7, 2006, : 209 - +
- [4] A novel harmonic elimination PWM strategy [J]. SEVENTH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND VARIABLE SPEED DRIVES, 1998, (456): : 426 - 432
- [5] Non-symmetrical selective harmonic elimination PWM techniques: The unipolar waveform [J]. 2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, : 1885 - 1891
- [6] Simplified harmonic elimination PWM control strategy [J]. ELECTRONICS LETTERS, 1998, 34 (04) : 325 - 326
- [7] A Novel Strategy for Selective Harmonic Elimination Based on a Sine-Sine PWM Model [J]. 2012 IEEE 55TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2012, : 310 - 313
- [8] Study of Dead-Time Compensation Strategy in Selective Harmonic Elimination PWM Inverter [J]. Wang, Yinghao (1028182509@qq.com), 1600, China Machine Press (32):
- [10] The Selected Harmonic Elimination PWM Strategy Based on FPGA [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES FOR RAIL TRANSPORTATION: ELECTRICAL TRACTION, 2016, 377 : 421 - 429