Augmented decoders for LDPC codes

被引:0
|
作者
Alex R. Rigby
JC Olivier
Hermanus C. Myburgh
Chengshan Xiao
Brian P. Salmon
机构
[1] University of Tasmania,College of Sciences and Engineering
[2] University of Pretoria,Department of Electrical Engineering
[3] Lehigh University,Department of Electrical and Computer Engineering
关键词
LDPC codes; BP decoding; Trapping sets; Error floor mitigation;
D O I
暂无
中图分类号
学科分类号
摘要
The performance of a belief propagation decoder for low-density parity-check codes is limited by the presence of trapping sets in the code’s graph. This leads to an error floor at higher signal-to-noise ratios. We propose the use of an augmented decoder which operates by iteratively decoding on a set of graphs which have a subset of repeated check nodes. We compare the augmented decoder to other modified belief propagation decoders that have been presented in the literature. We show that for all the codes considered, the augmented decoder yields the best frame error rate in the error floor region.
引用
收藏
相关论文
共 50 条
  • [1] Augmented decoders for LDPC codes
    Rigby, Alex R.
    Olivier, J. C.
    Myburgh, Hermanus C.
    Xiao, Chengshan
    Salmon, Brian P.
    [J]. EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2018,
  • [2] Implementation of Decoders for LDPC Block Codes and LDPC Convolutional Codes Based on GPUs
    Zhao, Yue
    Lau, Francis C. M.
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2014, 25 (03) : 663 - 672
  • [3] Low-Floor Decoders for LDPC Codes
    Han, Yang
    Ryan, William E.
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2009, 57 (06) : 1663 - 1673
  • [4] LDPC Codes for Low-Complexity Analog Decoders
    Zheng, Hao
    Ding, Xuhui
    Wang, Zhiyuan
    Li, Yimin
    Luo, Haikun
    [J]. PROCEEDINGS OF THE 2015 10TH INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA CHINACOM 2015, 2015, : 167 - 171
  • [5] Good Qantum LDPC Codes with Linear Time Decoders
    Dinur, Irit
    Hsieh, Min-Hsiu
    Lin, Ting-Chun
    Vidick, Thomas
    [J]. PROCEEDINGS OF THE 55TH ANNUAL ACM SYMPOSIUM ON THEORY OF COMPUTING, STOC 2023, 2023, : 905 - 918
  • [6] ADMM Check Node Penalized Decoders for LDPC Codes
    Wei, Haoyuan
    Banihashemi, Amir H.
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2021, 69 (06) : 3528 - 3540
  • [7] On the Selection of Finite Alphabet Iterative Decoders for LDPC codes on the BSC
    Danjean, Ludovic
    Declercq, David
    Planjery, Shiva K.
    Vasic, Bane
    [J]. 2011 IEEE INFORMATION THEORY WORKSHOP (ITW), 2011,
  • [8] On the Structured Parallelism of Decoders for LDPC Convolutional Codes - An Algebraic Description
    Tavares, Marcos B. S.
    Matus, Emil
    Fettweis, Gerhard P.
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 2453 - 2456
  • [9] Finite alphabet iterative decoders for LDPC codes surpassing floating-point iterative decoders
    Planjery, S. K.
    Declercq, D.
    Danjean, L.
    Vasic, B.
    [J]. ELECTRONICS LETTERS, 2011, 47 (16) : 919 - 920
  • [10] Finite Alphabet Iterative Decoders for LDPC Codes: Optimization, Architecture and Analysis
    Cai, Fang
    Zhang, Xinmiao
    Declercq, David
    Planjery, Shiva Kumar
    Vasic, Bane
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (05) : 1366 - 1375