A comparison of time-average power losses in insulated-gate bipolar transistors and hybrid SIT–MOS–transistors

被引:3
|
作者
Kyuregyan A.S. [1 ]
Gorbatyuk A.V. [2 ]
Ivanov B.V. [3 ]
机构
[1] All-Russian Electrotechnical Institute, St. Petersburg
[2] Ioffe Physical Technical Institute, Russian Academy of Sciences, St. Petersburg
[3] St. Petersburg Electrotechnical University LETI, St. Petersburg
关键词
average power loss; comparative analysis; insulated-gate bipolar transistors; static and switching characteristics; static induction thyristors;
D O I
10.3103/S1068371217020043
中图分类号
学科分类号
摘要
Switching of equivalent silicon insulated-gate bipolar transistors, such as carrier-stored trenchgate bipolar transistors (CSTBTs) and hybrid static induction transistor/metal–oxide–semiconductor (SIT–MOS) thyristors (HSMTs), from a blocking state to a conducting state and vice versa is numerically simulated in two dimensions. It is shown that on–off switching losses in an HSMT are greater than in a fully equivalent CSTBT. Thus, time-average power P that dissipates in an HSMT becomes smaller than the power in the equivalent CSTBTh only at a long current pulse duration. However, a decrease in lifetime τ0 of nonequilibrium charge carriers in an SIT makes it possible to significantly reduce HSMT switching losses while maintaining its advantage in the on state. Consequently, for each set of CSTBT parameters, such τ0, it can be selected in the almost equivalent HSMT that power P dissipating in the HSMT will be smaller than the power in the equivalent CSTBT in any given range of amplitude Ja and duration Ton of the current pulses. © 2017, Allerton Press, Inc.
引用
收藏
页码:77 / 80
页数:3
相关论文
共 50 条
  • [1] Molded Insulated-Gate Bipolar Transistors
    Fuji Electric Review, 1994, 40 (167):
  • [2] The insulated-gate bipolar transistors (IGBT) and their reliability
    Tranzistorii bipolari izolaţi
    BǍjenescu, T.-M. I. (tmbajenesco@bluewin.ch), 1600, Editura ELECTRA (60):
  • [3] Analytical estimation of breakdown voltage in insulated-gate bipolar transistors
    Chen Zhu
    Petru Andrei
    Journal of Computational Electronics, 2021, 20 : 1202 - 1208
  • [4] Analytical estimation of breakdown voltage in insulated-gate bipolar transistors
    Zhu, Chen
    Andrei, Petru
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (03) : 1202 - 1208
  • [5] Characterization of Power Insulated-Gate Bipolar Transistors to Create a SPICE Model for Pulsed Power Applications
    VanGordon, J. A.
    Kovaleski, S. D.
    Dale, G. E.
    PROCEEDINGS OF THE 2008 IEEE INTERNATIONAL POWER MODULATORS AND HIGH VOLTAGE CONFERENCE, 2008, : 362 - +
  • [6] Device simulation and design optimization for diamond based insulated-gate bipolar transistors
    Ye, Haitao
    Tumilty, Niall
    Garner, David
    Jackman, Richard B.
    DIAMOND ELECTRONICS - FUNDAMENTALS TO APPLICATIONS, 2007, 956 : 275 - +
  • [7] A SELF-ALIGNED SHORT PROCESS FOR INSULATED-GATE BIPOLAR-TRANSISTORS
    CHOW, TP
    BALIGA, BJ
    GRAY, PV
    ADLER, MS
    CHANG, MF
    PIFER, GC
    YILMAZ, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (06) : 1317 - 1321
  • [8] Theoretical analysis of the latch-up effect in insulated-gate bipolar transistors
    Kuz'min, V.A.
    Yurkov, S.N.
    Journal of Communications Technology and Electronics, 1994, 39 (10)
  • [9] A COMPARISON OF POWER MOS AND BIPOLAR POWER TRANSISTORS
    CAIN, S
    AMBROSE, R
    ELECTRONICS & WIRELESS WORLD, 1987, 93 (1615): : 499 - 500
  • [10] COMPARISON OF P-CHANNEL LATERAL INSULATED-GATE BIPOLAR-TRANSISTORS WITH AND WITHOUT COLLECTOR SHORTS
    CHOW, TP
    BALIGA, BJ
    PATTANAYAK, DN
    ADLER, MS
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (05) : 184 - 186