Numerical simulation on novel FinFETs: asymmetric poly-silicon gate FinFETs and TiN gate FinFETs

被引:0
|
作者
Han-Geon Kim
Taeyoung Won
机构
[1] Inha University,Department of Electrical Engineering
来源
关键词
CMOS integrated circuits; FinFET; Quantum mechanical; Short channel effect;
D O I
暂无
中图分类号
学科分类号
摘要
We report our numerical study on the device performance of an asymmetric poly-silicon gate FinFET and FinFET with TiN metal gate structure. Our numerical simulation revealed that the asymmetric poly-silicon FinFET structure and TiN gate FinFET structures exhibit superior VT tolerance over the conventional FinFET structure with respect to the variation of fin thickness. For instance, the VT tolerance of the asymmetric poly-Si FinFET were 0.02 V while TiN gate FinFET exhibited 0.015 V tolerance for the variation of the fin thickness of 5 nm (from 30 to 35 nm) while the conventional FinFET demonstrates 0.12 V fluctuation for the same variation of the fin thickness. Our numerical simulation further revealed that the threshold voltage (VT) can be controlled within the range of −0.1∼+0.5 V through varying the doping concentration of the asymmetric poly-silicon gate region from 1.0×1018 to 1.0×1020 cm−3.
引用
收藏
页码:132 / 137
页数:5
相关论文
共 50 条
  • [1] Numerical simulation on novel FinFETs: asymmetric poly-silicon gate FinFETs and TiN gate FinFETs
    Kim, Han-Geon
    Won, Taeyoung
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2008, 7 (03) : 132 - 137
  • [2] Performance comparison between asymmetric poly-Si gate FinFETs and TiN gate FinFETs
    Kim, Han-geon
    An, Hong-sun
    Kim, Young-kyu
    Won, Taeyoung
    MICROPROCESSES AND NANOTECHNOLOGY 2007, DIGEST OF PAPERS, 2007, : 110 - 111
  • [3] Independent double-gate FinFETs with asymmetric gate stacks
    Masahara, M.
    Surdeanu, R.
    Witters, L.
    Doornbos, G.
    Nguyen, V. H.
    Van den Bosch, G.
    Vrancken, C.
    Devriendt, K.
    Neuilly, F.
    Kunnen, E.
    Suzuki, E.
    Jurczak, M.
    Biesemans, S.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2097 - 2100
  • [4] Numerical modeling on asymmetrical double-gate MOSFETs and TiN-gate FinFETs
    Kim, Han-Geon
    Cho, Sang-Young
    Kim, Young-Kyu
    Won, Taeyoung
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2008, 53 (03) : 1506 - 1510
  • [5] Variability Analysis of TiN Metal-Gate FinFETs
    Endo, Kazuhiko
    O'uchi, Shin-ichi
    Ishikawa, Yuki
    Liu, Yongxun
    Matsukawa, Takashi
    Sakamoto, Kunihiro
    Tsukada, Junichi
    Yamauchi, Hiromi
    Masahara, Meishoku
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (06) : 546 - 548
  • [6] Optimization of RTA process for PVD-TiN gate FinFETs
    Liu, Y. X.
    Kamei, T.
    Endo, K.
    O'uchi, S.
    Tsukada, J.
    Yamauchi, H.
    Ishikawa, Y.
    Hayashida, T.
    Matsukawa, T.
    Sakamoto, K.
    Ogura, A.
    Masahara, M.
    2010 IEEE INTERNATIONAL SOI CONFERENCE, 2010,
  • [7] Compact model and circuit simulations for asymmetric, independent gate FinFETs
    Gajanan Dessai
    Weimin Wu
    Bertan Bakkaloglu
    Colin C. McAndrew
    Gennady Gildenblat
    Journal of Computational Electronics, 2010, 9 : 103 - 107
  • [8] Gate length scaling optimization of FinFETs
    Chen, Shoumian
    Shang, Enming
    Hu, Shaojian
    INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2018, 32 (14):
  • [9] Compact model and circuit simulations for asymmetric, independent gate FinFETs
    School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, AZ 85287, United States
    不详
    J. Comput. Electron., 2009, 3-4 (103-107):
  • [10] Compact model and circuit simulations for asymmetric, independent gate FinFETs
    Dessai, Gajanan
    Wu, Weimin
    Bakkaloglu, Bertan
    McAndrew, Colin C.
    Gildenblat, Gennady
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2010, 9 (3-4) : 103 - 107