Analysis of the electrical characteristics and structure of Cu-Filled TSV with thermal shock test

被引:0
|
作者
Il Ho Jeong
Myong Hoon Roh
Flora Jung
Wan Ho Song
Michael Mayer
Jae Pil Jung
机构
[1] University of Seoul,Dept. of Materials Science and Engineering
[2] Defense Agency for Technology and Quality,Faculty of Science
[3] University of Western Ontario,Dept. of Mechanical and Mechatronics Engineering
[4] University of Waterloo,undefined
来源
关键词
TSV; electrical analysis; thermal shock test; crack;
D O I
暂无
中图分类号
学科分类号
摘要
The electrical characteristics and failure of a Through-Silicon Via (TSV) were investigated using a thermal shock test. The electrical characteristics, such as resistance (R), self-inductance (Ls), self-capacitance (Cs), and mutual capacitance (Cm), were extracted using a T-equivalent circuit. A cross section of the Cu-filled via was observed by field emission-scanning electron microscopy and the electrical characteristics were measured using a commercial Agilent E4980A LCR Meter. The experimental results revealed R, Ls, Cs, and Cm values of 3.2 mΩ, 29.3 pH, 12 fF, and 0.42 pF, respectively. Cm occurred between the charge-holding TSVs, which changed from 0.42 pF to 0.26 pF due to a permittivity transition of the Cu ion drift. After 1,000 cycles of a thermal shock test, cracks were observed between the opening and around the side of the TSV and Si wafer due to mismatch of the coefficient of thermal expansion between the Cu-plug and Si substrate.
引用
收藏
页码:649 / 653
页数:4
相关论文
共 50 条
  • [1] Analysis of the electrical characteristics and structure of Cu-Filled TSV with thermal shock test
    Jeong, Il Ho
    Roh, Myong Hoon
    Jung, Flora
    Song, Wan Ho
    Mayer, Michael
    Jung, Jae Pil
    ELECTRONIC MATERIALS LETTERS, 2014, 10 (03) : 649 - 653
  • [2] Analysis of the Structure Evolution and Crack Propagation of Cu-Filled TSV after Thermal Shock Test
    Dou, Haixiao
    Yang, Miaomiao
    Chen, Yanning
    Qiao, Yanbin
    2017 18TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2017, : 611 - 614
  • [3] Electrical characteristics and thermal shock properties of Cu-filled TSV prepared by laser drilling
    Il Ho Jeong
    Do Hyun Jung
    Kyu Sik Shin
    Dong Sik Shin
    Jae Pil Jung
    Electronic Materials Letters, 2013, 9 : 389 - 392
  • [4] Electrical characteristics and thermal shock properties of Cu-filled TSV prepared by laser drilling
    Jeong, Il Ho
    Jung, Do Hyun
    Shin, Kyu Sik
    Shin, Dong Sik
    Jung, Jae Pil
    ELECTRONIC MATERIALS LETTERS, 2013, 9 (04) : 389 - 392
  • [5] Effect of Accelerated Thermal Cyclic Loading on Structural Reliability of Cu-filled TSV
    Sonawane, Dipali
    Kumar, Praveen
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 1 - 5
  • [6] Effect of Via Pitch on the Extrusion Behavior of Cu-filled TSV
    Kee, Seho
    Kim, Wonjoong
    Jung, Jaepil
    Choi, Minhyung
    KOREAN JOURNAL OF METALS AND MATERIALS, 2018, 56 (06): : 449 - 458
  • [7] Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV)
    Kumar, P.
    Dutta, I.
    Bakir, M. S.
    JOURNAL OF ELECTRONIC MATERIALS, 2012, 41 (02) : 322 - 335
  • [8] Interfacial Effects During Thermal Cycling of Cu-Filled Through-Silicon Vias (TSV)
    P. Kumar
    I. Dutta
    M.S. Bakir
    Journal of Electronic Materials, 2012, 41 : 322 - 335
  • [9] A View on Annealing Behavior of Cu-Filled Through-Silicon Vias (TSV)
    Huang, Lingang
    Deng, Qi
    Li, Ming
    Feng, Xue
    Gao, Liming
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2016, 5 (07) : P389 - P392
  • [10] A silicon interposer BGA package with Cu-filled TSV and multi-layer Cu-plating interconnect
    Kumagai, Kouichi
    Yoneda, Yuko
    Izumino, Hitosbi
    Shimojo, Hiroko
    Sunohara, Masahiro
    Kurihara, Takashi
    Higashi, Mitsutoshi
    Mabuchi, Yoshihiro
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 571 - +