Effect of low-temperature charge redistributions on the conductivity of surface electron channels at the Si/SiO2 interface

被引:0
|
作者
N. I. Bochkareva
S. A. Khorev
机构
[1] Russian Academy of Sciences,A. F. Ioffe Physicotechnical Institute
来源
Semiconductors | 1999年 / 33卷
关键词
Oxide; Oxygen; Silicon; Magnetic Material; Electromagnetism;
D O I
暂无
中图分类号
学科分类号
摘要
The behavior of the electron density at the Si/SiO2 interface with temperature is investigated by measuring the rf conductivity of band-edge surface electronic channels that shunt Schottky barriers in n-type Si. The results are explained within a model in which the “metallic” character of the temperature behavior of the conductivity reflects a redistribution of electron charge between the oxide and the silicon lattice in the vicinity of characteristic temperatures of the oxygen subsystem of the oxide.
引用
收藏
页码:1212 / 1215
页数:3
相关论文
共 50 条
  • [1] Effect of low-temperature charge redistributions on the conductivity of surface electron channels at the Si/SiO2 interface
    Bochkareva, NI
    Khorev, SA
    SEMICONDUCTORS, 1999, 33 (11) : 1212 - 1215
  • [2] Effect of low-temperature interphase charge transport at the Si/SiO2 interface on the photoresponse of silicon barrier structures
    N. I. Bochkareva
    S. A. Khorev
    Semiconductors, 2000, 34 : 1177 - 1182
  • [3] Effect of low-temperature interphase charge transport at the Si/SiO2 interface on the photoresponse of silicon barrier structures
    Bochkareva, NI
    Khorev, SA
    SEMICONDUCTORS, 2000, 34 (10) : 1177 - 1182
  • [4] IMPROVEMENT OF SIO2/SI INTERFACE BY LOW-TEMPERATURE ANNEALING IN WET ATMOSPHERE
    SANO, N
    SEKIYA, M
    HARA, M
    KOHNO, A
    SAMESHIMA, T
    APPLIED PHYSICS LETTERS, 1995, 66 (16) : 2107 - 2109
  • [5] Dependence of SiO2/Si interface structure on low-temperature oxidation process
    Hattori, T
    Azuma, K
    Nakata, Y
    Shioji, M
    Shiraishi, T
    Yoshida, T
    Takahashi, K
    Nohira, H
    Takata, Y
    Shin, S
    Kobayashi, K
    APPLIED SURFACE SCIENCE, 2004, 234 (1-4) : 197 - 201
  • [6] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Jungmin Park
    Pyungho Choi
    Soonkon Kim
    Bohyeon Jeon
    Jongyoon Lee
    Byoungdeog Choi
    Journal of Electrical Engineering & Technology, 2021, 16 : 1027 - 1033
  • [7] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs
    Park, Jungmin
    Choi, Pyungho
    Kim, Soonkon
    Jeon, Bohyeon
    Lee, Jongyoon
    Choi, Byoungdeog
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2021, 16 (02) : 1027 - 1033
  • [8] Low-temperature PECVD SiO2 on Si and SiC
    Teng, L
    Anderson, WA
    POWER SEMICONDUCTOR MATERIALS AND DEVICES, 1998, 483 : 147 - 153
  • [9] Copper distribution near a SiO2/Si interface under low-temperature annealing
    Hozawa, K
    Isomae, S
    Yugami, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (10): : 5887 - 5893
  • [10] LOW-TEMPERATURE ANNEALING OF SURFACE-STATES AT THE SI-SIO2 INTERFACE
    MARCZEWSKI, J
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 1981, 64 (02): : K107 - K110