Hardware Implementation of Skeletonization Algorithm for Parallel Asynchronous Image Processing

被引：0
|
作者：
Alexey Lopich
Piotr Dudek
机构：
[1] The University of Manchester,School of Electrical & Electronic Engineering
来源：
Journal of Signal Processing Systems | 2009年 / 56卷
关键词：
Binary skeletonization; Asynchronous processing; Wave propagations; Grassfire transformation;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
This paper presents an FPGA realisation of an application-specific cellular processor array designed for asynchronous skeletonization of binary images. The skeletonization algorithm is based on iterative thinning utilizing a ‘grassfire’ transformation approach. The purpose of this work was to test the performance of a fully parallel asynchronous processor array and to evaluate the inhomogeneity of wave propagation velocity. A proof-of-concept design has been implemented and evaluated, the results are presented and discussed.
引用
收藏
页码：91 / 103
页数：12
相关论文
共 50 条
  • [1] Hardware Implementation of Skeletonization Algorithm for Parallel Asynchronous Image Processing
    Lopich, Alexey
    Dudek, Piotr
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2009, 56 (01): : 91 - 103
  • [2] Whale Algorithm for Image Processing, A Hardware Implementation
    Zakerhaghighi, Mohammad Reza
    Naji, Hamid Reza
    [J]. 2013 8TH IRANIAN CONFERENCE ON MACHINE VISION & IMAGE PROCESSING (MVIP 2013), 2013, : 355 - 359
  • [3] Hardware implementation of digital image skeletonization algorithm using FPGA for computer vision applications
    Rao, Perumalla Srinivasa
    Yedukondalu, Kamatham
    [J]. JOURNAL OF VISUAL COMMUNICATION AND IMAGE REPRESENTATION, 2019, 59 : 140 - 149
  • [4] An intelligent image processing sensor -: the algorithm and the hardware implementation
    Wojcikowski, Marek
    Zaglewski, Robert
    Pankiewicz, Bogdan
    [J]. PROCEEDINGS OF THE 2008 1ST INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY, 2008, : 377 - 380
  • [5] Implementation of Medical Image Processing Algorithm on Reconfigurable Hardware
    Chiuchisan, Iuliana
    [J]. 2013 E-HEALTH AND BIOENGINEERING CONFERENCE (EHB), 2013,
  • [6] Parallel Implementation of Morphological Image Processing Algorithm for GPGPU
    Ismail, Muhammad Ali
    Shamim, Kamran
    [J]. PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN COMPUTER SYSTEMS, 2016, 38 : 130 - 134
  • [7] A fast parallel thinning algorithm for the binary image skeletonization
    Deng, W
    Iyengar, SS
    Brener, NE
    [J]. INTERNATIONAL JOURNAL OF HIGH PERFORMANCE COMPUTING APPLICATIONS, 2000, 14 (01): : 65 - 81
  • [8] HARDWARE IMPLEMENTATION OF A PARALLEL NOISE CLEARING ALGORITHM
    ATIQUZZAMAN, M
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 26 (02): : 119 - 128
  • [9] Parallel algorithm for hardware implementation of inverse halftoning
    Siddiqi, UF
    Sait, SM
    Farooqui, AA
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2377 - 2380
  • [10] On Hardware Implementation of DCT/IDCT for Image Processing
    Elhamzi, W.
    Saidani, T.
    Atri, M.
    Tourki, R.
    [J]. SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS, 2008, : 316 - 319
12345