Single-wafer Si and SiGe processes for advanced ULSI technologies

被引:7
|
作者
Bodnar, S
Morin, C
Regolini, JL
机构
[1] FRANCE TELECOM-CNET/CNS, F-38243 Meylan Cedex
关键词
epitaxy; silicon-germanium; selectivity; low-temperature chemical vapour deposition;
D O I
10.1016/S0040-6090(96)09235-8
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Low thermal budget as well as new industrially processable materials will be key issues in future advanced CMOS (less than or equal to 0.18 mu m) and bipolar technologies. Low-temperature deposition of Si and Si1-xGex (referred to as SiGe hereafter) has been performed using an industrial, 200 mm, single-wafer CVD module operating at reduced pressure. Epitaxial Si and heteroepitaxial SiGe growth has been studied for buried channel applications in CMOS devices or as a base for heterojunction bipolar transistors (HBTs), as well as polycrystalline SiGe with a high Ge content as a potential alternative material for poly gate stacks. The dependence of the deposition rate on the filling ratio and window size, and its evolution with the addition of HCl to the gas mixture is investigated for selectively grown SiGe layers. The pattern dependence of the Ge content is also presented. Preliminary results on poly-SiGe films with Ge contents up to 100% are shown and discussed.
引用
收藏
页码:11 / 14
页数:4
相关论文
共 50 条
  • [1] SINGLE-WAFER EPITAXY OF SI AND SIGE USING UHV-CVD
    GLOWACKI, F
    CAMPIDELLI, Y
    MICROELECTRONIC ENGINEERING, 1994, 25 (2-4) : 161 - 170
  • [2] Single-Wafer recycling processes
    Semiconductor Manufacturing International Corporation, Fab 4C, Beijing, China
    不详
    不详
    EuroAsia Semicond., 2006, NOV. (29-34):
  • [3] Possibilities of single-wafer single-lithography processing for nanoelectronic and optoelectronic VMMOS ULSI
    Bubennikov, AN
    Bubennikov, AA
    Rakitin, VV
    Zykov, AV
    ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 331 - 334
  • [4] Single-wafer manufacturing technologies in 300-mm wafer fab
    Ikeda, S
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 583 - 587
  • [5] Application of Single-Wafer Wet Cleaning Prior to Epitaxial SiGe Process
    Sano, Ken-ichi
    Wada, Masayuki
    Leys, Frederik
    Loo, Roger
    Hikavyy, Andriy
    Mertens, Paul W.
    Snow, James
    Izumi, Akira
    Miya, Katsuhiko
    Eitoku, Atsuro
    ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES IX: UCPSS 2008-9TH INTERNATIONAL SYMPOSIUM ON ULTRA CLEAN PROCESSING OF SEMICONDUCTOR SURFACES (UCPSS), 2009, 145-146 : 173 - +
  • [6] Advanced device applications using single-wafer epitaxy
    Werkhoven, C
    Arena, C
    SOLID STATE TECHNOLOGY, 2004, 47 (02) : 40 - +
  • [7] Wafer surface charging model for single-wafer wet-spin processes
    Lam Research Corporation, Clean Products Group, Fremont, CA 94538, United States
    IEEE Trans Semicond Manuf, 1600, 4 (552-558):
  • [8] Wafer Surface Charging Model for Single-Wafer Wet-Spin Processes
    Mui, David S. L.
    Lenz, Eric Howard
    Cyterski, C.
    Venkataraman, K.
    Kawaguchi, M.
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2011, 24 (04) : 552 - 558
  • [9] DEVELOPMENTS IN SINGLE-WAFER MULTIPROCESSING
    HARRISON, HB
    MICROELECTRONICS JOURNAL, 1994, 25 (01) : 1 - 8
  • [10] Single-wafer cleaning system
    Anon
    Semiconductor International, 2001, 24 (06)