共 50 条
- [2] Thermal management of power electronics modules packaged by a stacked-plate technique [J]. 1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 850 - 855
- [3] Characterization of interfacial thermal resistance for packaging high-power electronics modules [J]. 49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 1103 - 1110
- [4] Thermal Management of the High-power Electronics in High Temperature Downhole Environment [J]. 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 369 - 375
- [8] Concurrent thermal design for high-power electronics [J]. FOURTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 1998, : 95 - 103
- [10] Packaging for thermal management of power electronics building blocks using metal posts interconnected parallel plate structure [J]. ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, : 392 - 398