The Research On The Software Architecture Of Network Packet Processing Based On The Many-core Processors

被引:0
|
作者
Wu Kehe [1 ]
Cheng Rui [1 ]
Zhang Yingqiang [1 ]
Mu Hongtao [1 ]
机构
[1] North China Elect Power Univ, Ctr Elect Informat Technol, Sch Control & Comp Engn, Beijing, Peoples R China
关键词
many-core processors; control-plane; data-plane; resource allocation;
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
With the development of semiconductor technology and many-core processors, many-core processors has gradually become mainstream and a hot topic in the field of computer science. With the development of network and all kinds of network applications, the number of network data presents explosive growth, how to achieve the rapid processing of network data has been a problem to be solved. Aimed to resolve the problem of the large amount of data for network applications and the higher real-time requirements, this paper proposes the software architecture for fast data packet processing by research the separation of data-plane and control-plane and optimized core allocation to take advantage of many-core processors. Experimental results show that the new scheme improve 30% packet forwarding rate compared with the equi-partition of CPU resource.
引用
收藏
页码:555 / 559
页数:5
相关论文
共 50 条
  • [1] The Research on The CPU Intelligent Scheduling Based On The Many-core Processors
    Shao Zuozhi
    Zhang Yingqiang
    Mu Hongtao
    Cheng Rui
    [J]. PROCEEDINGS OF 2016 IEEE 7TH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING AND SERVICE SCIENCE (ICSESS 2016), 2016, : 779 - 782
  • [2] Latency Analysis of Network-On-Chip based Many-Core Processors
    Kumar, Sunil
    Lipari, Giuseppe
    [J]. 2014 22ND EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2014), 2014, : 432 - 439
  • [3] A Scalable Parallel Architecture Based on Many-Core Processors for Generating HTTP Traffic
    Wang, Xinheng
    Xu, Chuan
    Jin, Wenqiang
    Wang, Jiajie
    Wang, Qianyun
    Zhao, Guofeng
    [J]. APPLIED SCIENCES-BASEL, 2017, 7 (02):
  • [4] A Study of an Infrastructure for Research and Development of Many-Core Processors
    Uehara, Koh
    Sato, Shimpei
    Miyoshi, Takefumi
    Kise, Kenji
    [J]. 2009 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES (PDCAT 2009), 2009, : 414 - 419
  • [5] Query Processing on Low-Energy Many-Core Processors
    Ungethuem, Annett
    Habich, Dirk
    Karnagel, Tomas
    Lehner, Wolfgang
    Asmussen, Nils
    Voelp, Marcus
    Noethen, Benedikt
    Fettweis, Gerhard
    [J]. 2015 13TH IEEE INTERNATIONAL CONFERENCE ON DATA ENGINEERING WORKSHOPS (ICDEW), 2015, : 155 - 160
  • [6] Queuing Ports for Mesh Based Many-Core Processors
    Villaescusa, David García
    Rivas, Mario Aldea
    Harbour, Michael González
    [J]. Ada User Journal, 2021, 42 (3-4): : 189 - 192
  • [7] Performance analysis of network-on-chip in many-core processors
    Bhaskar, A. Vijaya
    Venkatesh, T. G.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2021, 147 : 196 - 208
  • [8] Greening of Many-Core Processors in Network-Optimized Computing
    Inoue, Hiroaki
    Ishizaka, Kazuhisa
    Sakai, Junji
    [J]. 2011 IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE (GLOBECOM 2011), 2011,
  • [9] Memory Management for Many-Core Processors with Software Configurable Locality Policies
    Zhou, Jin
    Demsky, Brian
    [J]. ACM SIGPLAN NOTICES, 2012, 47 (11) : 3 - 14
  • [10] A Software LDPC Decoder Implemented on a Many-Core Array of Programmable Processors
    Bohnenstiehl, Brent
    Baas, Bevan
    [J]. 2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 192 - 196