Wafer Thickness Sensor (WTS) for Etch Depth Measurement of TSV

被引:0
|
作者
Marx, David [1 ]
Grant, David [1 ]
Dudley, Russ [1 ]
Rudack, Andy [2 ]
Teh, W. H. [2 ,3 ]
机构
[1] Tamar Technol, Newbury Pk, CA 91320 USA
[2] SEMATECH, 3D Interconnects, Albany, NY 12203 USA
[3] Intel Corp, Technol & Mfg Grp, Hillsboro, OR 97124 USA
基金
美国国家科学基金会;
关键词
Optical distance measurement; Etching; Through silicon via; Etch depth measurement;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Wafer Thickness Sensor (WTS) is an optical, non-destructive, sensor that directly measures the etch depth of vias, without regard to aspect ratio. The high throughput measurements of via depth after the etching of through silicon vias (TSV) will allow timely feedback for process control, process development, and the prevention of process excursions in 3D IC process technology. In this paper, we report the capabilities and limitations of the WTS for the measurement of TSV etched depth. Etch depth measurement results are presented for a variety of vias, including 1 mu m, 3 mu m, and 5 mu m diameter vias, vias with an aspect ratio of 28:1, and both isolated and densely packed vias. Results include accuracy and repeatability data, with a route towards providing a high volume manufacturing TSV etch metrology solution for 3D IC process technology.
引用
收藏
页码:369 / +
页数:2
相关论文
共 50 条
  • [1] Virtual Metrology for TSV Etch Depth Measurement Using Optical Emission Spectroscopy
    Gu, Ja Myung
    Hong, Sang Jeen
    [J]. 2015 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS SYMPOSIUM, 2015, : 27 - 30
  • [2] Backside Infrared Interferometric Patterned Wafer Thickness Sensing for Through-Silicon-Via (TSV) Etch Metrology
    Teh, Weng Hong
    Marx, David
    Grant, David
    Dudley, Russ
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2010, 23 (03) : 419 - 422
  • [3] Etch rate depth profiling by single wafer etching equipment
    Bellendi, E
    Elbaz, A
    Piagge, R
    Pipia, F
    Alessandri, M
    [J]. ULTRA CLEAN PROCESSING OF SILICON SURFACES VII, 2005, 103-104 : 107 - 110
  • [4] Wafer Backside Thinning Process Integrated With Post-Thinning Clean and TSV Exposure Recess Etch
    Zhao, M.
    Hayakawa, S.
    Nishida, Y.
    Jourdain, A.
    Tabuchi, T.
    Leunissen, L. H. A.
    [J]. CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 865 - 870
  • [5] TRENCH DEPTH MEASUREMENT METHOD FOR WAFER PATTERNING
    TAKADA, K
    NODA, J
    [J]. PRECISION ENGINEERING-JOURNAL OF THE INTERNATIONAL SOCIETIES FOR PRECISION ENGINEERING AND NANOTECHNOLOGY, 1989, 11 (03): : 145 - 150
  • [6] CONTACTLESS MEASUREMENT OF SEMICONDUCTOR-WAFER THICKNESS
    AKHMANAEV, VB
    MEDVEDEV, YV
    [J]. MEASUREMENT TECHNIQUES, 1978, 21 (04) : 501 - 502
  • [7] Demonstration of Integrating Post-Thinning Clean and TSV Exposure Recess Etch Into a Wafer Backside Thinning Process
    Zhao, M.
    Hayakawa, S.
    Nishida, Y.
    Jourdain, A.
    Tabuchi, T.
    Leunissen, L. H. A.
    [J]. 2012 4TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2012,
  • [8] Non-contact wafer thickness measurement of capacitance sensor circuit based on CAV424
    Yan, You Jun
    Zhao, Dan
    Chen, Yu
    [J]. 2016 INTERNATIONAL CONFERENCE ON ELECTRONIC, INFORMATION AND COMPUTER ENGINEERING, 2016, 44
  • [9] Wafer-grown heat flux sensor arrays for plasma etch processes
    Freed, M
    Krüger, MVP
    Poolla, K
    Spanos, CJ
    [J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2005, 18 (01) : 148 - 162
  • [10] Coupled field modeling of E/M impedance of piezoelectric wafer active sensor for cataphoretic coating thickness measurement
    Kamas, T.
    Tekkalmaz, M.
    [J]. SMART MATERIALS AND STRUCTURES, 2017, 26 (04)