An advanced adiabatic logic using Gate Overlap Tunnel FET (GOTFET) devices for ultra-low power VLSI sensor applications

被引:10
|
作者
Vidhyadharan, Sanjay [1 ]
Yadav, Ramakant [1 ]
Hariprasad, Simhadri [1 ]
Dan, Surya Shankar [1 ]
机构
[1] Birla Inst Technol & Sci Pilani, Dept Elect & Elect Engn, Hyderabad Campus, Hyderabad 500078, India
关键词
Tunnel FET; Adiabatic circuit; Energy recovery; Low power; Mixed digital VLSI; DESIGN; TFET;
D O I
10.1007/s10470-019-01561-4
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Adiabatic circuits are ideally suited for implementing RFID tags and biomedical sensors due to their ultra-low power requirements. This paper presents a novel Gate Overlap Tunnel FET (GOTFET) based Advanced Adiabatic Logic which consumes upto 67% lower power than the equivalent CMOS based Symmetric Pass Gate Adiabatic Logic (SPGAL) which is the most power efficient adiabatic topology reported in recent literature. The basic building blocks of the proposed GOTFET Adiabatic Logic (GOTAL) circuits are the innovative Complementary GOTFETs (CGOT) which have twice the on state currents Ion GOTFETs for minimizing non-adiabatic losses and completely avoiding the unnecessary complexity involving the generation of discharge pulse in the resetting clock circuit. Adiabatic inverter, NAND and NOR gates implemented using the proposed GOTAL circuits consume up to two orders (97%) lower power than the corresponding conventional static CMOS circuits at the same frequencies of operation under the same capacitive loads. Although adiabatic circuits are usually designed for low frequency operation, GOTAL circuits may also be used at higher frequencies owing to the improved frequency response of the CGOT devices.
引用
收藏
页码:111 / 123
页数:13
相关论文
共 50 条
  • [1] An advanced adiabatic logic using Gate Overlap Tunnel FET (GOTFET) devices for ultra-low power VLSI sensor applications
    Sanjay Vidhyadharan
    Ramakant Yadav
    Simhadri Hariprasad
    Surya Shankar Dan
    [J]. Analog Integrated Circuits and Signal Processing, 2020, 102 : 111 - 123
  • [2] A nanoscale gate overlap tunnel FET (GOTFET) based improved double tail dynamic comparator for ultra-low-power VLSI applications
    Sanjay Vidhyadharan
    Ramakant Yadav
    Hariprasad Simhadri
    Surya Shankar Dan
    [J]. Analog Integrated Circuits and Signal Processing, 2019, 101 : 109 - 117
  • [3] A nanoscale gate overlap tunnel FET (GOTFET) based improved double tail dynamic comparator for ultra-low-power VLSI applications
    Vidhyadharan, Sanjay
    Yadav, Ramakant
    Simhadri, Hariprasad
    Dan, Surya Shankar
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 101 (01) : 109 - 117
  • [4] A novel ultra-low-power gate overlap tunnel FET (GOTFET) dynamic adder
    Vidhyadharan, Sanjay
    Dan, Surya Shankar
    Yadav, Ramakant
    Hariprasad, Simhadri
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2020, 107 (10) : 1663 - 1681
  • [5] Innovative multi-threshold gate-overlap tunnel FET (GOTFET) devices for superior ultra-low power digital, ternary and analog circuits at 45-nm technology node
    Yadav, Ramakant
    Dan, Surya S.
    Vidhyadharan, Sanjay
    Hariprasad, Simhadri
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (01) : 291 - 303
  • [6] Innovative multi-threshold gate-overlap tunnel FET (GOTFET) devices for superior ultra-low power digital, ternary and analog circuits at 45-nm technology node
    Ramakant Yadav
    Surya S. Dan
    Sanjay Vidhyadharan
    Simhadri Hariprasad
    [J]. Journal of Computational Electronics, 2020, 19 : 291 - 303
  • [7] Combinational Access Tunnel FET SRAM for Ultra-Low Power Applications
    Yang, Libo
    Zhu, Jiadi
    Chen, Cheng
    Wang, Zhixuan
    Liu, Zexue
    Huang, Qianqian
    Ye, Le
    Huang, Ru
    [J]. 2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [8] TBAL: Tunnel FET-Based Adiabatic Logic for Energy-Efficient, Ultra-Low Voltage IoT Applications
    Liu, Jheng-Sin
    Clavel, Michael B.
    Hudait, Mantu K.
    [J]. IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2019, 7 (01): : 210 - 218
  • [9] Double gate MOSFET subthreshold logic for ultra-low power applications
    Kim, JJ
    Roy, K
    [J]. 2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 97 - 98
  • [10] Ultra-low power source coupled FET logic gate configuration in GaAs MESFET technology
    Bushehri, E
    Bratov, V
    Starosselski, V
    Schlichter, T
    Milenkovic, S
    Timochenkov, V
    [J]. ELECTRONICS LETTERS, 2000, 36 (01) : 36 - 38