Worst-Case Response Time Analysis of Resource Access Models in Multi-Core Systems

被引:0
|
作者
Schranzhofer, Andreas [1 ]
Pellizzoni, Rodolfo [2 ]
Chen, Jian-Jia [1 ]
Thiele, Lothar [1 ]
Caccamo, Marco [2 ]
机构
[1] ETH, Swiss Fed Inst Technol, Zurich, Switzerland
[2] Univ Illinois, Urbana, IL USA
关键词
scheduling; shared resources; TDMA;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Multi-processor and multi-core systems are becoming increasingly important in time critical systems. Shared resources, such as shared memory or communication buses are used to share data and read sensors. We consider real-time tasks constituted by superblocks, which can be executed sequentially or by a time triggered static schedule. Three models to access shared resources are explored: (1) the dedicated access model, in which accesses happen only in dedicated phases, (2) the general access model, in which accesses could happen at anytime, and (3) the hybrid access model, combining the dedicated and general access model. For resource access based on a Time Division Multiple Access (TDMA) protocol, we analyze the worst-case completion time for a superblock, derive worst-case response times for tasks and obtain the relation of schedulability between different models. We conclude with proposing the dedicated sequential model as the model of choice for time critical resource sharing multi-processor/multi-core systems.
引用
收藏
页码:332 / 337
页数:6
相关论文
共 50 条
  • [1] Worst-Case Temperature Guarantees for Real-Time Applications on Multi-Core Systems
    Schor, Lars
    Bacivarov, Iuliana
    Yang, Hoeseok
    Thiele, Lothar
    [J]. 2012 IEEE 18TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2012, : 87 - 96
  • [2] Evaluation of Worst-Case Execution Time of Tasks on Multi-core Processor
    Suraj, R.
    Chitra, P.
    Madumidha, S.
    [J]. ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY ALGORITHMS IN ENGINEERING SYSTEMS, VOL 2, 2015, 325 : 441 - 448
  • [3] Worst-Case Blocking Time Optimization in WCRT Analysis for vMPCP on Multi-Core Virtual Machines
    Wang, Sumei
    [J]. IEEE ACCESS, 2024, 12 : 118427 - 118441
  • [4] Kryptonite : Worst-Case Program Interference Estimation on Multi-Core Embedded Systems
    Singh, Nikhilesh
    Renganathan, Karthikeyan
    Rebeiro, Chester
    Jose, Jithin
    Mader, Ralph
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 22 (05)
  • [5] Estimation of Worst Case Response Time Boundaries in Multi-Core Real-Time Systems
    Mucha, Matthias
    Mottok, Juergen
    Kramer, Stefan
    [J]. 2017 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS (AE), 2017, : 123 - 128
  • [6] Probabilistic Worst Case Response Time Estimation for Multi-Core Real-Time Systems
    Mucha, Matthias
    Mottok, Juergen
    Deubzer, Michael
    [J]. 2015 4TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2015, : 31 - 36
  • [7] Worst-Case Reaction Time Optimization on Deterministic Multi-Core Architectures with Synchronous Languages
    Hili, Nicolas
    Girault, Alain
    Jenn, Eric
    [J]. 2019 IEEE 25TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2019), 2019,
  • [8] Worst-case temperature analysis for different resource models
    Schor, L.
    Yang, H.
    Bacivarov, I.
    Thiele, L.
    [J]. IET CIRCUITS DEVICES & SYSTEMS, 2012, 6 (05) : 297 - 307
  • [9] Resource Depedency Analysis in Multi-core systems
    Danielsson, Jakob
    Seceleanu, Tiberiu
    Jagemar, Marcus
    Behnam, Moris
    Sjodin, Mikael
    [J]. 2020 IEEE 44TH ANNUAL COMPUTERS, SOFTWARE, AND APPLICATIONS CONFERENCE (COMPSAC 2020), 2020, : 87 - 94
  • [10] Accurately Estimating Worst-Case Execution Time for Multi-Core Processors with Shared Direct-Mapped Instruction Caches
    Zhang, Wei
    Yan, Jun
    [J]. 2009 15TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, 2009, : 455 - 463