SPRINT: A tool to generate concurrent transaction-level models from sequential code

被引:1
|
作者
Cockx, Johan [1 ]
Denolf, Kristof [1 ]
Vanhoof, Bart [1 ]
Stahl, Richard [1 ]
机构
[1] IMEC VZW, B-3001 Heverlee, Belgium
关键词
Sequential Code; Design Space; Processing Application; Design Flow; Video Codec;
D O I
10.1155/2007/75373
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A high-level concurrent model such as a SystemC transaction-level model can provide early feedback during the exploration of implementation alternatives for state-of-the-art signal processing applications like video codecs on a multiprocessor platform. However, the creation of such a model starting from sequential code is a time-consuming and error-prone task. It is typically done only once, if at all, for a given design. This lack of exploration of the design space often leads to a suboptimal implementation. To support our systematic C-based design flow, we have developed a tool to generate a concurrent SystemC transaction-level model for user-selected task boundaries. Using this tool, different parallelization alternatives have been evaluated during the design of an MPEG-4 simple profile encoder and an embedded zero-tree coder. Generation plus evaluation of an alternative was possible in less than six minutes. This is fast enough to allow extensive exploration of the design space. Copyright (c) 2007 Johan Cockx et al.
引用
收藏
页数:15
相关论文
共 50 条
  • [1] SPRINT: A Tool to Generate Concurrent Transaction-Level Models from Sequential Code
    Johan Cockx
    Kristof Denolf
    Bart Vanhoof
    Richard Stahl
    EURASIP Journal on Advances in Signal Processing, 2007
  • [2] Static analysis of transaction-level models
    Agosta, G
    Bruschi, F
    Sciuto, D
    40TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2003, 2003, : 448 - 453
  • [3] Adaptive interconnect models for transaction-level simulation
    Salimi Khaligh, Rauf
    Radetzki, Martin
    Lecture Notes in Electrical Engineering, 2009, 36 LNEE : 149 - 165
  • [4] Static analysis of transaction-level communication models
    Agosta, Giovanni
    Bruschi, Francesco
    Sciuto, Donatella
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1412 - 1424
  • [5] DRIFT IN TRANSACTION-LEVEL ASSET PRICE MODELS
    Cao, Wen
    Hurvich, Clifford
    Soulier, Philippe
    JOURNAL OF TIME SERIES ANALYSIS, 2017, 38 (05) : 769 - 790
  • [6] LIMIT LAWS IN TRANSACTION-LEVEL ASSET PRICE MODELS
    Aue, Alexander
    Horvath, Lajos
    Hurvich, Clifford
    Soulier, Philippe
    ECONOMETRIC THEORY, 2014, 30 (03) : 536 - 579
  • [7] FLAP: Tool to generate CUDA code from sequential C code
    Hernandez Rubio, Erika
    Meneses Viveros, Amilcar
    Cortes Perez, Pedro M.
    Hernandez Zavala, Sergio D.
    Martinez Rios, Hector M.
    2014 INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND COMPUTERS (CONIELECOMP), 2014, : 35 - 40
  • [8] Utility of Transaction-Level Hardware Models in Refinement Checking
    Mahajan, Yogesh
    Malik, Sharad
    2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 121 - 128
  • [9] Automating hazard checking in transaction-level microarchitecture models
    Mahajan, Yogesh
    Malik, Sharad
    FMCAD 2007: FORMAL METHODS IN COMPUTER AIDED DESIGN, PROCEEDINGS, 2007, : 62 - 65
  • [10] A transaction-level tool for predicting TCP performance and for network engineering
    Walrand, J
    8TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, PROCEEDINGS, 2000, : 106 - 112