Defect transfer from immersion exposure process to post-processing and defect reduction using novel immersion track system

被引:1
|
作者
Miyahara, Osamu [1 ]
Shimoaoki, Takeshi [1 ]
Wakarnizu, Shinya [1 ]
Kitano, Junichi [1 ]
Ono, Yoshiharu [2 ]
Maejima, Shinroku [2 ]
Hanawa, Tetsuro [2 ]
Suko, Kazuyuki [2 ]
机构
[1] Tokyo Electron kyushu Ltd, 1-1 Fukuhara, Kumamoto 8691116, Japan
[2] Renesas Technol Corp, Itami, Hyogo 6640005, Japan
来源
ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIV | 2007年 / 6519卷
关键词
immersion exposure; defect; Track process; etching;
D O I
10.1117/12.711354
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
As a promising way to scale down semiconductor devices, 193-nm immersion exposure lithography is being developed at a rapid pace and is nearing application to mass production. This technology allows the design of projection lens with higher numerical aperture (NA) by filling the space between the projection lens and the silicon wafer with a liquid (de-ionized water). However, direct contact between the resist film and water during exposure creates a number of process risks. There are still many unresolved issues and many problems to be solved concerning defects that arise in 193-nm immersion lithography. The use of de-ionized water during the exposure process in 193-nm immersion lithography can lead to a variety of problems. For example, the trapping of microscopic air bubbles can degrade resolution, and residual water droplets left on the wafer surface after immersion exposure can affect resolution in the regions under those droplets. It has also been reported that the immersion of resist film in de-ionized water during exposure can cause moisture to penetrate the resist film and dissolve resist components, and that immersion can affect critical dimensions as well as generate defects [1]. The use of a top coat is viewed as one possible way to prevent adverse effects from the immersion of resist in water, but it has been reported that the same problems may occur even with a top coat and that additional problems may be generated, such as the creation of development residues due to the mixing of top coat and resist. To make 193-nm immersion lithography technology practical for mass production, it is essential that the above defect problems be solved. Importance must be attached to understanding the conditions that give rise to residual defects and their transference in the steps between lithography and the etching/cleaning processes. In this paper, we use 193-nm immersion lithography equipment to examine the transference (traceability) of defects that appear in actual device manufacturing. It will be shown that defect transfer to the etching process can be significantly reduced by the appropriate use of defect-reduction techniques.
引用
收藏
页数:10
相关论文
共 23 条
  • [1] Defect Transfer from Immersion Exposure Process to Etching Process using Novel Immersion Exposure and Track System
    Miyahara, Osamu
    Kosugi, Hitoshi
    Dunn, Shannon
    van Dommelen, Youri
    Grouwstra, Cedric
    LITHOGRAPHY ASIA 2008, 2008, 7140
  • [2] A multi-tiered approach to 193 nm immersion defect reduction through track process adjustments
    Ng, Eugenia
    Hooge, Joshua
    ADVANCES IN RESIST MATERIALS AND PROCESSING TECHNOLOGY XXIV, 2007, 6519
  • [3] Defect testing using an immersion exposure system to apply immediate pre-exposure and post-exposure water soaks
    Watso, Robert D.
    Laursen, Thomas
    Pierson, Bill
    Cummings, Kevin D.
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [4] Wafer edge polishing process for defect reduction during immersion lithography
    Okazaki, Motoya
    Maas, Raymond
    Ko, Sen-Hou
    Chen, Yufei
    Miller, Paul
    Thothadri, Mani
    Dutta, Manjari
    Chang, Chorng-Ping
    Anapolsky, Abraham
    Lazik, Chris
    Uritsky, Yuri
    Seamons, Martin
    Padhi, Deenesh
    Yeh, Wendy
    Sinkwitz, Stephan
    Ngai, Chris
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXII, PTS 1 AND 2, 2008, 6922 (1-2):
  • [5] Improvement of watermark defect in immersion lithography: Mechanism of watermark defect formation and its reduction by using alkaline soluble immersion topcoat.
    Nakagawa, Hiroki
    Nakamura, Atsushi
    Dougauchi, Hiroshi
    Shima, Motoyuki
    Kusumoto, Shiro
    Shimokawa, Tsutomu
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U686 - U693
  • [6] A Novel Positive Tone Development Method for Defect Reduction in the Semiconductor 193 nm Immersion Lithography Process
    Li, Li
    Islam, Tafsirul
    Liu, Xuan
    Conklin, David
    OPTICAL MICROLITHOGRAPHY XXXI, 2018, 10587
  • [7] 193nm immersion process defect generation and reduction mechanism investigation using analytical methods
    Enomoto, Masashi
    Hatakeyama, Shinichi
    Niwa, Takafumi
    Tomita, Tadatoshi
    Kyoda, Hideharu
    Kitano, Junichi
    Shimura, Satoru
    Kawasaki, Tetsu
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U1359 - U1368
  • [8] Defectivity reduction by optimization of 193-nm immersion lithography using an interfaced exposure-track system
    Carcasi, Michael
    Hatakeyama, Shinichi
    Nafus, Kathleen
    Moerman, Richard
    van Dommelen, Youri
    Huisman, Peter
    Hooge, Joshua
    Scheer, Steven
    Foubert, Philippe
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U1338 - U1345
  • [9] Defect Reduction in ArF Immersion Lithography, Using Particle Trap Wafers with CVD Thin Films
    Matsui, Yoshinori
    Onoda, Naka
    Nagahara, Seiji
    Uchiyama, Takayuki
    2009 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE, 2009, : 237 - 240
  • [10] Defect Reduction in ArF Immersion Lithography Using Particle Trap Wafers With CVD Thin Films
    Matsui, Yoshinori
    Onoda, Naka
    Nagahara, Seiji
    Uchiyama, Takayuki
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2009, 22 (04) : 438 - 442