Learning from Constraints for Formal Property Checking

被引:0
|
作者
Moon, In-Ho [1 ]
Harer, Kevin [1 ]
机构
[1] Synopsys Inc, Hillsboro, OR USA
关键词
Learning from constraints; Formal property checking; Approximate constraint solving; Learning from BDDs; SAT;
D O I
10.1007/s10836-010-5143-1
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Constraints are commonly used in both simulation and formal verification in order to specify expected input conditions and state transitions. Constraint solving is a process to determine input vectors which satisfy the set of constraints during constrained random simulation. Even though constraints are used in formal property checking to restrict the search space, constraint solving has never had direct application to formal property checking. There are often many simple, yet powerful, invariants that can be learned from constraint solving during constrained random simulation. These invariants are shown in this paper to significantly simplify the formal verification problem. We use approximate constraint solving to compute an approximate set of valid input vectors. The approximate set of valid input vectors are a strict superset of the set of all legal input vectors. We use BDD techniques to compute these input vectors during constrained random simulation, then process the resulting BDDs for learning invariants which can be used during formal property checking. This paper presents efficient BDD algorithms to learn invariants from the BDDs generated from approximate constraint solving. We also present how these learned invariants can be applied to the formal property checking. Experimental results show that invariants learned during constraint solving can significantly improve the performance of formal property checking with many industrial designs.
引用
收藏
页码:243 / 259
页数:17
相关论文
共 50 条
  • [1] Learning from Constraints for Formal Property Checking
    In-Ho Moon
    Kevin Harer
    [J]. Journal of Electronic Testing, 2010, 26 : 243 - 259
  • [2] Learning from Constraints for Formal Property Checking
    Moon, In-Ho
    Harer, Kevin
    [J]. 2009 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, 2009, : 38 - 45
  • [3] Interoperability Constraints and Requirements Formal Modelling and Checking Framework
    Chapurlat, Vincent
    Roque, Matthieu
    [J]. ADVANCES IN PRODUCTION MANAGEMENT SYSTEMS: NEW CHALLENGES, NEW APPROACHES, 2010, 338 : 219 - 226
  • [4] A Formal Passive Testing Approach For Checking Real Time Constraints
    Bessayah, Faycal
    Cavalli, Ana
    [J]. QUATIC 2010: SEVENTH INTERNATIONAL CONFERENCE ON THE QUALITY OF INFORMATION AND COMMUNICATIONS TECHNOLOGY, 2010, : 274 - 279
  • [5] A formal model for checking the convergence property of border gateway protocol
    Yin, Ping
    Ma, Yinxue
    [J]. ICIC Express Letters, Part B: Applications, 2014, 5 (06): : 1753 - 1758
  • [6] Dynamic Power Optimization based on Formal Property Checking of Operations
    Udupi, Shrinidhi
    Urdahl, Joakim
    Stoffel, Dominik
    Kunz, Wolfgang
    [J]. 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 227 - 232
  • [7] Using integer equations for high level formal verification property checking
    Alizadeh, B
    Kakoee, MR
    [J]. 4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 69 - 74
  • [8] Formal Hardware/Software Co-Verification by Interval Property Checking with Abstraction
    Nguyen, Minh D.
    Wedler, Markus
    Stoffel, Dominik
    Kunz, Wolfgang
    [J]. PROCEEDINGS OF THE 48TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2011, : 510 - 515
  • [9] A new approach for early dependability evaluation based on formal property checking and controlled mutations
    Leveugle, R
    [J]. 11TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, 2005, : 260 - 265
  • [10] Proving functional correctness of weakly programmable IPs - A case study with formal property checking
    Loitz, Sacha
    Wedler, Markus
    Brehm, Christian
    Vogt, Timo
    Wehn, Norbert
    Kunz, Wolfgang
    [J]. 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, 2008, : 48 - 54