Supercomputer SX-4 multinode system

被引：0
|
作者：
Hori, K [1 ]
机构：
[1] NEC Corp Ltd, Dept Dev 2, Comp Software Div 1, Tokyo, Japan
来源：
NEC RESEARCH & DEVELOPMENT | 1997年 / 38卷 / 04期
关键词：
supercomputer; HPC (High Performance Computing); parallel processing; MPI (Message Passing Interface); HPF (High Performance FORTRAN); shared memory; distributed memory; linpack; cluster;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The NEC supercomputer SX-4 multinode system series consists of two models, one being HIPPI (High Performance Parallel Interface)-connected model and the other IXS (Internode Crossbar Switch)-connected model. With the IXS, a proprietary high-speed crossbar switch, the HPC (High Performance Computing) up to 1 TFLOPS (Tera Flops) has been enabled by providing the most comprehensive environment for distributed parallel processing. This also means the world's first implementation of a clustered parallel processing. In this paper, we describe the functions of IXS hardware, the new operating system functions, MPI/SX the MPI (Message Passing Interface) processor and NQS/MPI which supports the close cooperation between NQS (Network Queuing System) batch processing system and MPI.
引用
收藏
页码：461 / 473
页数：13
相关论文
共 50 条
  • [1] Hardware technologies for supercomputer SX-4
    Yamada, M
    Sakamoto, F
    Katoh, T
    Oguri, T
    Ikeda, H
    Yamazaki, M
    [J]. NEC RESEARCH & DEVELOPMENT, 1996, 37 (04): : 493 - 507
  • [2] LSI technologies for CMOS-based supercomputer SX-4
    Tomonoh, Y
    Ohno, K
    Yano, S
    [J]. NEC RESEARCH & DEVELOPMENT, 1996, 37 (04): : 508 - 516
  • [3] Design and implementation of gang scheduler on multi-node SX-4 and SX-5 supercomputer systems
    Suzuki, K
    Yabuki, K
    [J]. NEC RESEARCH & DEVELOPMENT, 1998, 39 (04): : 396 - 401
  • [4] Experiences with advanced CFD algorithms on NEC SX-4
    vanderVen, H
    vanderVegt, JJW
    [J]. VECTOR AND PARALLEL PROCESSING - VECPAR'96, 1997, 1215 : 236 - 246
  • [5] ARCHITECTURE AND PERFORMANCE OF NEC SUPERCOMPUTER SX SYSTEM
    WATANABE, T
    [J]. PARALLEL COMPUTING, 1987, 5 (1-2) : 247 - 255
  • [6] ARCHITECTURE OF SUPERCOMPUTERS - NEC SUPERCOMPUTER SX-SYSTEM
    WATANABE, T
    [J]. NEC RESEARCH & DEVELOPMENT, 1984, (73): : 1 - 6
  • [7] The NEC SX-8 vector supercomputer system
    Tagaya, Satoru
    Nishida, Masato
    Hagiwara, Takashi
    Yanagawa, Takashi
    Yokoya, Yuji
    Takahara, Hiroshi
    Stadler, Joerg
    Galle, Martin
    Bez, Wolfgang
    [J]. HIGH PERFORMANCE COMPUTING ON VECTOR SYSTEMS, 2006, : 3 - +
  • [8] Partitioning and parallel development of an unstructured, adaptive flow solver on the NEC SX-4
    van der Ven, H
    van der Vegt, JJW
    [J]. PARALLEL COMPUTATIONAL FLUID DYNAMICS: RECENT DEVELOPMENTS AND ADVANCES USING PARALLEL COMPUTERS, 1998, : 149 - 156
  • [9] Implementation of MPI on NEC's SX-4 multi-node architecture
    Hempel, R
    Ritzdorf, H
    Zimmerman, F
    [J]. RECENT ADVANCES IN PARALLEL VIRTUAL MACHINE AND MESSAGE PASSING INTERFACE, 1997, 1332 : 185 - 193
  • [10] COOLING TECHNOLOGY FOR THE SX SUPERCOMPUTER
    WATARI, T
    OKANO, M
    MATSUO, Y
    MIZUNO, T
    [J]. NEC RESEARCH & DEVELOPMENT, 1988, (88): : 65 - 73
12345