共 50 条
- [2] Design-oriented analysis of DC bus dynamics in adjustable speed drives under input voltage unbalance and sag conditions [J]. PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 1675 - 1681
- [3] DC bus electrolytic capacitor stress in adjustable-speed drives under input voltage unbalance and sag conditions [J]. CONFERENCE RECORD OF THE 2004 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-4: COVERING THEORY TO PRACTICE, 2004, : 2560 - 2567
- [4] Closed-form analysis of adjustable speed drive performance under input voltage unbalance and sag conditions [J]. PESC 04: 2004 IEEE 35TH ANNUAL POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, CONFERENCE PROCEEDINGS, 2004, : 469 - 475
- [7] Impact of input voltage sag and unbalance on DC link inductor and capacitor stress in adjustable speed drives [J]. CONFERENCE RECORD OF THE 2005 IEEE INDUSTRY APPLICATIONS CONFERENCE, VOLS 1-4, 2005, : 1457 - 1463
- [8] Voltage Sag and Unbalance Generator for Power Quality Testing of Adjustable Speed Drives [J]. 2013 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION (ECCE), 2013, : 4565 - 4571