A 16Gb/s 3.6pJ/b Wireline Transceiver with Phase Domain Equalization Scheme: Integrated Pulse Width Modulation (iPWM) in 65nm CMOS

被引：0
|
作者：
Ramachandran, Ashwin [1 ]
Natarajan, Arun [1 ]
Anand, Tejasvi [1 ]
机构：
[1] Oregon State Univ, Corvallis, OR 97331 USA
来源：
2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC) | 2017年
关键词：
PREEMPHASIS; TRANSMITTER;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
29.4
引用
收藏
页码：488 / 488
页数：1
相关论文
共 10 条
  • [1] A 16Gb/s 65nm CMOS Transceiver for a Memory Interface
    Chun, Jung-Hoon
    Lee, Haechang
    Shen, Jie
    Chin, T. J.
    Wu, Ting
    Shi, Xudong
    Kaviani, Kambiz
    Beyene, Wendemagegnehu
    Leibowitz, Brian
    Perego, Rich
    Chang, Ken
    2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 25 - 28
  • [2] A 0.5-to-0.9V, 3-to-16Gb/s, 1.6-to-3.1pJ/b Wireline Transceiver Equalizing 27dB Loss at 10Gb/s with Clock-Domain Encoding Using Integrated Pulse-Width Modulation (iPWM) in 65nm CMOS
    Ramachandran, Ashwin
    Anand, Tejasvi
    2018 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - (ISSCC), 2018, : 268 - +
  • [3] A 3-to-10Gb/s 5.75pJ/b Transceiver with Flexible Clocking in 65nm CMOS
    Nandwana, Romesh Kumar
    Saxena, Saurabh
    Elkholy, Ahmed
    Talegaonkar, Mrunmay
    Zhu, Junheng
    Choi, Woo-Seok
    Elmallah, Ahmed
    Hanumolu, Pavan Kumar
    2017 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2017, : 492 - 492
  • [4] A 0.25pJ/b 0.7V 16Gb/s 3-Tap Decision-Feedback Equalizer in 65nm CMOS
    Bai, Rui
    Palermo, Samuel
    Chiang, Patrick Yin
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 46 - +
  • [5] A 13.6-16Gb/s Wireline Transceiver with Dicode Encoding and Sequence Detection Decoding for Equalizing 24.2dB with 2.56pJ/bit in 65nm CMOS
    Chun, Yusang
    Anand, Tejasvi
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [6] A PAM-8 Wireline Transceiver with Receiver Side PWM (Time-Domain) Feed Forward Equalization Operating from 12-to-39.6Gb/s in 65nm CMOS
    Chun, Yusang
    Ramachandran, Ashwin
    Anand, Tejasvi
    IEEE 45TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC 2019), 2019, : 269 - 272
  • [7] A 16Mb/s-to-8Gb/s 14.1-to-5.9pJ/b Source Synchronous Transceiver Using DVFS and Rapid On/Off in 65nm CMOS
    Shu, Guanghua
    Choi, Woo-Seok
    Saxena, Saurabh
    Kim, Seong-Joong
    Talegaonkar, Mrunmay
    Nandwana, Romesh
    Elkholy, Ahmed
    Wei, Da
    Nandi, Timir
    Hanumolu, Pavan Kumar
    2016 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE (ISSCC), 2016, 59 : 398 - U558
  • [8] An iPWM Line-Coding-Based Wireline Transceiver With Clock -Domain Encoding for Compensating Up To 27-dB Loss While Operating at 0.5-to-0.9 V and 3-to-16 Gb/s in 65-nm CMOS
    Ramachandran, Ashwin
    Chun, Yusang
    Megahed, Mohamed
    Anand, Tejasvi
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (07) : 1946 - 1959
  • [9] A 0.45-to-0.7V 1-to-6Gb/s 0.29-to-0.58pJ/b Source-Synchronous Transceiver Using Automatic Phase Calibration in 65nm CMOS
    Choi, Woo-Seok
    Shu, Guanghua
    Talegaonkar, Mrunmay
    Liu, Yubo
    Wei, Da
    Benini, Luca
    Hanumolu, Pavan Kumar
    2015 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2015, 58 : 66 - U85
  • [10] An 8-to-16Gb/s 0.65-to-1.05pJ/b 2-Tap Impedance-Modulated Voltage-Mode Transmitter with Fast Power-State Transitioning in 65nm CMOS
    Song, Young-Hoon
    Yang, Hae-Woong
    Li, Hao
    Chiang, Patrick Yin
    Palermo, Samuel
    2014 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE DIGEST OF TECHNICAL PAPERS (ISSCC), 2014, 57 : 446 - +
1