Galaxy evolution with reconfigurable hardware accelerator

被引：0

作者：

Nakasato, N. ^{[1
]}

Hamada, T. ^{[1
]}

Fukushige, T. ^{[1
]}

机构：

[1] RIKEN, Wako, Saitama 3510198, Japan

来源：

CRAL-2006 Chemodynamics: From First Stars to Local Galaxies | 2007年 / 24卷

关键词：

D O I：

10.1051/eas:2007043

中图分类号：

P1 [天文学];

学科分类号：

0704 ;

摘要：

We present a novel approach to accelerate astrophysical hydrodynamical simulations. We are developing a special purpose computing system for the simulation of galaxy evolution using Field Programmable Gate Array (FPGA) chips as the computing engine. Together with our developed programming system, we have implemented computing pipelines for the Smoothed Particle Hydrodynamics (SPH) method on our PROGRAPE system. The SPH simulations using PROGRAPE is 4-11. times faster than the calculation without the board.

引用

页码：291 / 292

页数：2

共 50 条

[1] Reconfigurable hardware accelerator for embedded DSP
Reeves, K
Sienski, K
Field, C
[J]. HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 332 - 340
[2] Astrophysical simulations with reconfigurable hardware accelerator
Nakasato, Naohito
Hamada, Tsuyoshi
[J]. SYSTEMS MODELING AND SIMULATION: THEORY AND APPLICATIONS, ASIA SIMULATION CONFERENCE 2006, 2007, : 347 - +
[3] A reconfigurable hardware accelerator for moment computation
Hung, DL
Cheng, HD
Sengkhamyong, S
[J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 238 - 241
[4] The Reconfigurable Hardware Accelerator for Searching Genome Patterns
Milik, Adam
Pulka, Andrzej
[J]. IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2009), PROCEEDINGS, 2009, : 33 - 38
[5] Matrix based signal processing on a reconfigurable hardware accelerator
Otte, M
Götze, J
Bücker, M
[J]. PROCEEDINGS OF THE 2002 IEEE 10TH DIGITAL SIGNAL PROCESSING WORKSHOP & 2ND SIGNAL PROCESSING EDUCATION WORKSHOP, 2002, : 350 - 355
[6] Hardware Accelerator for MobileViT Vision Transformer with Reconfigurable Computation
Hsiao, Shen-Fu
Chao, Tzu-Hsien
Yuan, Yen-Che
Chen, Kun-Chih
[J]. 2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
[7] Scalable QKD Postprocessing System With Reconfigurable Hardware Accelerator
Venkatachalam, Natarajan
Shingala, Foram P.
Selvagangai, C.
Priya S, Hema
Dillibabu, S.
Chandravanshi, Pooja
Singh, Ravindra P.
[J]. IEEE Transactions on Quantum Engineering, 2023, 4 : 1 - 14
[8] Implementation of artificial neural networks on a reconfigurable hardware accelerator
Porrmann, M
Witkowski, U
Kalte, H
Rückert, U
[J]. 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 243 - 250
[9] Reconfigurable hardware accelerator for a universal Reed Solomon codec
Roy, S
Bücker, M
Wilhelm, W
Panwar, BS
[J]. 1ST IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS FOR COMMNICATIONS, PROCEEDINGS, 2002, : 158 - 161
[10] A practical reconfigurable hardware accelerator for Boolean Satisfiability solvers
Davis, John D.
Tan, Zhangxi
Yu, Fang
Zhang, Lintao
[J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 780 - 785

← 1 2 3 4 5 →