Influence of HALO and drain-extension doping gradients on transistor performance

被引:10
|
作者
Erlebach, A
Feudel, T
Schenk, A
Zechner, C
机构
[1] ISE AG, CH-8050 Zurich, Switzerland
[2] AMD Saxony LLC & Co KG, D-01109 Dresden, Germany
[3] ETH, Integrated Syst Lab, CH-8092 Zurich, Switzerland
关键词
drain-extension; doping; transistor; HALO; threshold voltage roll-off; saturation current;
D O I
10.1016/j.mseb.2004.07.022
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
For achieving a physical gate length lower than 50 nm and keeping at the same time good transistor performance, a careful design of drain-extension and channel doping profiles is required. For this we investigate the influence of drain-extension and HALO doping gradients at the drain-extension channel junction (DECJ). It is found that the influence of the drain extension doping gradient on the threshold voltage roll-off behavior is small for steep profiles when keeping saturation current and overlap capacitance constant. On the other hand, the shape of the HALO profile influences the threshold voltage roll-off characteristics and allows to adjust the roll-off behavior without degrading the saturation current dramatically. The effect of process parameters like HALO implantation angle and energy on the transistor performance is studied. (C) 2004 Published by Elsevier B.V.
引用
收藏
页码:15 / 19
页数:5
相关论文
共 50 条
  • [1] A nanoscale silicon on insulator transistor with superior performance using dual material gate and retrograde/halo doping in source/drain sides
    Karbalaei, Mohammad
    Dideban, Daryoosh
    JOURNAL OF PHYSICS AND CHEMISTRY OF SOLIDS, 2020, 138 (138)
  • [2] Analog and RF Characteristics of Power FinFET Transistors With Different Drain-Extension Designs
    Chen, Bo-Yuan
    Chen, Kun-Ming
    Chiu, Chia-Sung
    Huang, Guo-Wei
    Chen, Hsiu-Chih
    Chen, Chun-Chi
    Hsueh, Fu-Kuo
    Chang, Edward Yi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) : 4225 - 4231
  • [3] Advantage of Plasma Doping for Source/Drain Extension in Bulk Fin Field Effect Transistor
    Izumida, Takashi
    Okano, Kimitoshi
    Kanemura, Takahisa
    Kondo, Masaki
    Inaba, Satoshi
    Itoh, Sanae
    Aoki, Nobutoshi
    Toyoshima, Yoshiaki
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2011, 50 (04)
  • [4] CMOS-IIE - A DEEP DRAIN-EXTENSION IMPLANT TECHNOLOGY FOR ANALOG DIGITAL ICS
    SCHADE, OH
    ISHAM, RH
    RCA REVIEW, 1986, 47 (03): : 398 - 428
  • [5] Junction depth dependence of the gate induced drain leakage in shallow junction source/drain-extension nano-CMOS
    Song, Seung-Hyun
    Kim, Jae-Chul
    Jung, Sun-Woo
    Jeong, Yoon-Ha
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (05) : 761 - 766
  • [6] Impact of source/drain doping concentration on graphene nanoribbon field effect transistor performance
    Kaur, Jasleen
    Kumari, Anita
    IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (06) : 457 - 462
  • [7] Performance Analysis of Impact of Source/Drain Doping Gradients Well as Roll-Off Widths on Gate Induced Drain Leakage of Double Gate Metal Oxide Semiconductor Field Effect Transistor
    Kumar, Parveen
    Gill, Sandeep Singh
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (11) : 1705 - 1710
  • [8] Influence of crystal orientation and body doping on trigate transistor performance
    Landgraf, E
    Rösner, W
    Städele, M
    Dreeskornfeld, L
    Hartwich, J
    Hofmann, F
    Kretz, J
    Lutz, T
    Luyken, RJ
    Schulz, T
    Specht, M
    Risch, L
    SOLID-STATE ELECTRONICS, 2006, 50 (01) : 38 - 43
  • [9] Effect of Drain Doping Profile on Double-Gate Tunnel Field-Effect Transistor and its Influence on Device RF Performance
    Vijayvargiya, Vikas
    Vishvakarma, Santosh Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 974 - 981
  • [10] Performance analysis of nanosheet transistor with drain/source extension and high-k spacer optimizations for analog applications
    Bisht, Arvind
    Pundir, Yogendra Pratap
    Pal, Pankaj Kumar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2023, 116 (1-2) : 35 - 47