Mirroring: a technique for pipelining semi-systolic and systolic arrays

被引：0

作者：

Braun, M

Even, G ^{[1
]}

Walle, T

机构：

[1] Tel Aviv Univ, Dept Elect Engn Syst, IL-69978 Tel Aviv, Israel

[2] Univ Saarlandes, FB Informat 14, LS Prof Paul, D-66123 Saarbrucken, Germany

来源：

INTEGRATION-THE VLSI JOURNAL | 1997年 / 23卷 / 02期

关键词：

mirroring; semi-systolic arrays; systolic arrays; pipelining;

D O I：

10.1016/S0167-9260(97)00017-5

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We present a transformation, called mirroring, that enables pipelining in semi-systolic and systolic linear arrays. Mirroring doubles the throughput of semi-systolic arrays and increases the throughput of systolic arrays by one third.

引用

页码：115 / 130

页数：16

共 50 条

[1] SYSTOLIC AND SEMI-SYSTOLIC REALIZATIONS OF 3-DIMENSIONAL FILTERS
SIDAHMED, MA
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1994, 40 (02) : 107 - 113
[2] SEMI-SYSTOLIC BIT LEVEL ARRAYS FOR HIGH-SPEED CONVOLUTION
ELCHERIF, Y
MASHALI, S
ELSHERIF, M
IEEE INTERNATIONAL CONFERENCE ON SYSTEMS ENGINEERING ///, 1989, : 391 - 394
[3] A TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING
MADAN, BB
PARKER, SR
ZUBAIR, M
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 139 - 151
[4] APPLYING SEMI-SYSTOLIC TECHNIQUES TO SIMD PROGRAMMING
RISSET, T
APPLICATIONS IN PARALLEL AND DISTRIBUTED COMPUTING, 1994, 44 : 103 - 112
[5] TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING.
Madan, B.B.
Parker, S.R.
Zubair, M.
1600, (06):
[6] Efficient unified semi-systolic arrays for multiplication and squaring over GF(2m)
Kim, Kee-Won
Lee, Jae-Dong
IEICE ELECTRONICS EXPRESS, 2017, 14 (12):
[7] Semi-systolic modular multiplier over GF(2m)
Kim, Hyun-Sung
Lee, Sung-Woon
COMPUTATIONAL SCIENCE AND ITS APPLICATIONS - ICCSA 2008, PT 2, PROCEEDINGS, 2008, 5073 : 836 - +
[8] A semi-systolic Montgomery multiplier over GF(2m)
Kim, Kee-Won
Jeon, Jun-Cheol
IEICE ELECTRONICS EXPRESS, 2015, 12 (21):
[9] Digit-Level Semi-Systolic and Systolic Structures for the Shifted Polynomial Basis Multiplication Over Binary Extension Fields
Hariri, Arash
Reyhani-Masoleh, Arash
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (11) : 2125 - 2129
[10] Low-latency semi-systolic architecture for multiplication over finite fields
Kim, Kee-Won
IEICE ELECTRONICS EXPRESS, 2019, 16 (10) : 1 - 3

← 1 2 3 4 5 →