On the asymmetry of the DC and low-frequency noise characteristics of vertical nanowire MOSFETs with bulk source contact

被引:0
|
作者
Simoen, Eddy [1 ]
Veloso, Anabela [1 ]
Matagne, Philippe [1 ]
机构
[1] UPM, IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
关键词
Vertical nanowires; Gate-all-around; Low-frequency noise; Forward and reverse operation; JUNCTIONLESS;
D O I
10.1016/j.sse.2022.108268
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this work, the impact of switching the source and drain on the low-frequency noise of Gate-All-Around (GAA) Vertical Nanowire (VNW) n-and pMOSFETs fabricated on bulk silicon wafers is investigated. Switching the role of the electrodes results in an increase in the absolute value of the threshold voltage, a higher subthreshold slope and maximum transconductance. For the p-channel devices, significantly lower 1/f noise is observed in reverse operation compared with the normal forward configuration. Considering the mobility fluctuations origin of the 1/f noise, this indicates a pronounced impact of the choice of the source/drain contact on the conduction in the p-type silicon nanowires. On the other hand, little effect on the noise behaviour has been found from the in-situ boron doping density in the NWs. For the n-channel FETs, qualitatively similar results have been obtained with respect to the 1/f noise PSD. At the same time, the dominant flicker noise mechanism changes from Ag domi-nated in F operation to rather delta n in R mode.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] On the Asymmetry of the DC and Low-Frequency Noise Characteristics of Vertical Nanowire pMOSFETs with Bulk Source Contact
    Simoen, Eddy
    Veloso, Anabela
    Matagne, Philippe
    2021 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2021,
  • [2] Low-Frequency Noise Reduction in Si Nanowire MOSFETs
    Ohmori, K.
    Feng, W.
    Hettiarachchi, R.
    Lee, Y.
    Sato, S.
    Kakushima, K.
    Sato, M.
    Fukuda, K.
    Niwa, M.
    Yamabe, K.
    Shiraishi, K.
    Iwai, H.
    Yamada, K.
    DIELECTRICS FOR NANOSYSTEMS 5: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING -AND-TUTORIALS IN NANOTECHNOLOGY: MORE THAN MOORE - BEYOND CMOS EMERGING MATERIALS AND DEVICES, 2012, 45 (03): : 437 - 442
  • [3] Investigation of Low-Frequency Noise in Silicon Nanowire MOSFETs
    Zhuge, Jing
    Wang, Runsheng
    Huang, Ru
    Tian, Yu
    Zhang, Liangliang
    Kim, Dong-Won
    Park, Donggun
    Wang, Yangyuan
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 57 - 60
  • [4] Low-Frequency Noise in Vertical InAs Nanowire FETs
    Persson, Karl-Magnus
    Lind, Erik
    Dey, Anil W.
    Thelander, Claes
    Sjoland, Henrik
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (05) : 428 - 430
  • [5] Source/Drain Asymmetry in InGaAs Vertical Nanowire MOSFETs
    Zhao, Xin
    Heidelberger, Christopher
    Fitzgerald, Eugene A.
    del Alamo, Jesus A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (05) : 2161 - 2165
  • [6] Investigation of Low-Frequency Noise in Silicon Nanowire MOSFETs in the Subthreshold Region
    Wei, Chengqing
    Xiong, Yong-Zhong
    Zhou, Xing
    Singh, Navab
    Rustagi, Subhash C.
    Lo, Guo Qiang
    Kwong, Dim-Lee
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) : 668 - 671
  • [7] Low-frequency noise in nanowire and planar III-V MOSFETs
    Hellenbrand, Markus
    Kilpi, Olli-Pekka
    Svensson, Johannes
    Lind, Erik
    Wernersson, Lars-Erik
    MICROELECTRONIC ENGINEERING, 2019, 215
  • [8] Low-Frequency Noise in III-V Nanowire TFETs and MOSFETs
    Hellenbrand, Markus
    Memisevic, Elvedin
    Berg, Martin
    Kilpi, Olli-Pekka
    Svensson, Johannes
    Wernersson, Lars-Erik
    IEEE ELECTRON DEVICE LETTERS, 2017, 38 (11) : 1520 - 1523
  • [9] Reduction of Low-Frequency Noise in Si MOSFETs by Using Nanowire Channel
    Ohmori, K.
    Feng, W.
    Hettiarachchi, R.
    Lee, Y.
    Sato, S.
    Kakushima, K.
    Sato, M.
    Fukuda, K.
    Niwa, M.
    Yamabe, K.
    Shiraishi, K.
    Iwai, H.
    Yamada, K.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 13 - 16
  • [10] Low frequency noise performance of horizontal, stacked and vertical silicon nanowire MOSFETs
    Simoen, Eddy
    de Oliveira, Alberto Vinicius
    Der Agopian, Paula Ghedini
    Ritzenthaler, Romain
    Mertens, Hans
    Horiguchi, Naoto
    Martino, Joao Antonio
    Claeys, Cor
    Veloso, Anabela
    SOLID-STATE ELECTRONICS, 2021, 184 (184)