Memory-centric security architecture

被引:0
|
作者
Shi, Weidong [1 ]
Lu, Chenghuai [1 ]
Lee, Hsien-Hsin S. [1 ]
机构
[1] Georgia Inst Technol, Coll Comp, Sch Elect & Comp Engn, Atlanta, GA 30332 USA
基金
美国国家科学基金会;
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This article presents a new security model called MESA for protecting software confidentiality and integrity. Different from the previous process-centric systems designed for the same purpose, MESA ties cryptographic properties and security attributes to memory instead of each individual user process. The advantages of such a memory-centric design over the process-centric designs are many folds. First, it allows better access control on software privacy, which supports both selective and mixed tamper resistant protection on software components coming from heterogenous sources. Second, the new model supports and facilities tamper resistant secure information sharing in an open software system where both data and code components could be shared by different user processes. Third, the proposed security model and secure processor design allow software components protected with different security policies to inter-operate within the same memory space efficiently. The architectural support for MESA requires small silicon resources and its performance impact is minimal based on our experimental results using commercial MS Windows workloads and cycle based out-of-order processor simulator.
引用
收藏
页码:95 / +
页数:3
相关论文
共 50 条
  • [1] Memory-centric security architecture
    Shi, WD
    Lu, CH
    Lee, HHS
    HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPLIERS, PROCEEDINGS, 2005, 3793 : 153 - 168
  • [2] Memory-centric Architecture for Disaggregated Computers
    Ishizaki T.
    Yamabe Y.
    NTT Technical Review, 2021, 19 (07): : 65 - 69
  • [3] Memory-Centric Communication Architecture for Reconfigurable Computing
    Chang, Kyungwook
    Choi, Kiyoung
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 400 - 405
  • [4] A Survey of Memory-Centric Energy Efficient Computer Architecture
    Zhang, Changwu
    Sun, Hao
    Li, Shuman
    Wang, Yaohua
    Chen, Haiyan
    Liu, Hengzhu
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2023, 34 (10) : 2657 - 2670
  • [5] Software for Explicitly Parallel Memory-Centric Processor Architecture
    Dokoski, Goce
    Efnusheva, Danijela
    Tentov, Aristotel
    Kalendar, Marija
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON APPLIED INNOVATIONS IN IT, 2015, 3 : 37 - 40
  • [6] A Novel Memory-centric Architecture and Organization of Processors and Computers
    Efnusheva, Danijela
    Dokoski, Goce
    Tentov, Aristotel
    Kalendar, Marija
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON APPLIED INNOVATIONS IN IT, 2015, 3 : 47 - 53
  • [7] Design of Processor in Memory with RISC-modified Memory-Centric Architecture
    Efnusheva, Danijela
    Tentov, Aristotel
    CYBERNETICS AND MATHEMATICS APPLICATIONS IN INTELLIGENT SYSTEMS, CSOC2017, VOL 2, 2017, 574 : 70 - 81
  • [8] An Embedded Memory-Centric Reconfigurable Hardware Accelerator for Security Applications
    Babecki, Christopher
    Qian, Wenchao
    Paul, Somnath
    Karam, Robert
    Bhunia, Swarup
    IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (10) : 3196 - 3202
  • [9] Memory-Centric Architecture of Neural Processing Unit for Edge Device
    Lee, Eunchong
    Sung, Minyong
    Jang, Sung-Joon
    Park, Jonghee
    Lee, Sang-Seol
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 240 - 241
  • [10] Memory-centric motion estimator
    Beric, A
    Sethuraman, R
    van Meerbergen, J
    de Haan, G
    18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: POWER AWARE DESIGN OF VLSI SYSTEMS, 2005, : 816 - 819