SAT-based techniques in system synthesis

被引：0
|
作者：
Haubelt, C [1 ]
Teich, J [1 ]
Feldmann, R [1 ]
Monien, B [1 ]
机构：
[1] Univ Erlangen Nurnberg, D-8520 Erlangen, Germany
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS | 2003年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we show how to integrate SAT-based techniques into the task of system synthesis by regarding the the problems: (i) feasibility check and (ii) evaluation of quality.
引用
收藏
页码：1168 / 1169
页数：2
相关论文
共 50 条
  • [1] Using SAT-based techniques in power estimation
    Sagahyroon, Assim
    Aloul, Fadi A.
    [J]. MICROELECTRONICS JOURNAL, 2007, 38 (6-7) : 706 - 715
  • [2] Incremental Solving Techniques for SAT-based ATPG
    Tille, Daniel
    Eggersgluess, Stephan
    Drechsler, Rolf
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (07) : 1125 - 1130
  • [3] Search techniques for SAT-based Boolean optimization
    Department of Computer Engineering, American University of Sharjah, Sharjah, United Arab Emirates
    [J]. Met. Finish., 2006, 6 (436-447):
  • [4] SAT-Based Methods for Circuit Synthesis
    Bloem, Roderick
    Egly, Uwe
    Klampfl, Patrick
    Koenighofer, Robert
    Lonsing, Florian
    [J]. 2014 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2014, : 31 - 34
  • [5] Search techniques for SAT-based boolean optimization
    Aloul, Fadi A.
    [J]. JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2006, 343 (4-5): : 436 - 447
  • [6] Incremental SAT-based Exact Synthesis
    Zou, Sunan
    Zhang, Jiaxi
    Luo, Guojie
    [J]. PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 158 - 163
  • [7] SAT-Based Techniques for Lexicographically Smallest Finite Models
    Janota, Mikolas
    Chow, Choiwah
    Araujo, Joao
    Codish, Michael
    Vojtechovsky, Petr
    [J]. THIRTY-EIGHTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL 38 NO 8, 2024, : 8048 - 8056
  • [8] Techniques for SAT-based constrained test pattern generation
    Balcarek, Jiri
    Fiser, Petr
    Schmidt, Jan
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (02) : 185 - 195
  • [9] Exact SAT-based Toffoli Network Synthesis
    Grosse, Daniel
    Chen, Xiaobo
    Dueck, Gerhard W.
    Drechsler, Rolf
    [J]. GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 96 - 101
  • [10] SAT-Based Synthesis Methods for Safety Specs
    Bloem, Roderick
    Koenighofer, Robert
    Seidl, Martina
    [J]. VERIFICATION, MODEL CHECKING, AND ABSTRACT INTERPRETATION: (VMCAI 2014), 2014, 8318 : 1 - 20
12345