Software timing analysis using HW/SW cosimulation and instruction set simulator

被引:23
|
作者
Liu, J [1 ]
Lajolo, M [1 ]
Sangiovanni-Vincentelli, A [1 ]
机构
[1] Univ Calif Berkeley, Dept EECS, Berkeley, CA 94720 USA
关键词
D O I
10.1109/HSC.1998.666239
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Timing analysis for checking satisfaction of constraints is a crucial problem in real-time system design. In some current approaches, the delay of software modules is precalculated by a software performance estimation method, which is not accurate enough for hard real-time systems and complicated designs. bt this paper; we present an approach to integrate a clock-cycle-accurate instruction set simulator (ISS), with a fast event-based system simulator By using the ISS, the delay of events can be measured instead of estimated An interprocess communication architecture and a simple protocol are designed to meet the requirement of robustness and flexibility. A cached refinement scheme is presented to improve the performance at the expense of accuracy. The scheme is especially effective for applications in which the delay of basic blocks is approximately data-independent. We also discuss the implementation issues by using the Ptolemy simulation environment and the ST20 simulator as an example.
引用
收藏
页码:65 / 69
页数:5
相关论文
共 41 条
  • [1] The use of a virtual instruction set for the software synthesis of Hw/Sw embedded systems
    Balboni, A
    Fornaciari, W
    Sciuto, D
    Vincenzi, M
    [J]. 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 77 - 82
  • [2] Timed HW-SW cosimulation using native execution of OS and application SW
    Bacivarov, M
    Yoo, S
    Jerraya, AA
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 51 - 56
  • [3] Trace-driven HW/SW cosimulation using virtual synchronization technique
    Kim, D
    Yi, Y
    Ha, S
    [J]. 42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 345 - 348
  • [4] HW/SW co-design of a hyperelliptic curve cryptosystem using a microcode instruction set coprocessor
    Hodjat, Alireza
    Batina, Lejla
    Hwang, David
    Verbauwhede, Ingrid
    [J]. INTEGRATION-THE VLSI JOURNAL, 2007, 40 (01) : 45 - 51
  • [5] HW/SW cosynthesis using statecharts and symbolic timing diagrams
    Luth, K
    Niehaus, J
    Peikenkamp, T
    [J]. NINTH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING - PROCEEDINGS, 1998, : 212 - 217
  • [6] Using of Spirent GPS/Galileo HW simulator for timing receiver calibration
    Grunert, U.
    Thoelert, S.
    Denks, H.
    Furthner, J.
    [J]. 2008 IEEE/ION POSITION, LOCATION AND NAVIGATION SYMPOSIUM, VOLS 1-3, 2008, : 365 - 369
  • [7] CSER: HW/SW Configurable Soft-Error Resiliency for Application Specific Instruction-Set Processors
    Li, Tuo
    Shafique, Muhammad
    Rehman, Semeen
    Radhakrishnan, Swarnalatha
    Ragel, Roshan
    Ambrose, Jude Angelo
    Henkel, Joerg
    Parameswaran, Sri
    [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 707 - 712
  • [8] Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design
    Cho, Y
    Lee, G
    Yoo, S
    Choi, K
    Zergainoh, NE
    [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 132 - 137
  • [9] Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design
    Cho, Y
    Lee, G
    Choi, K
    Yoo, S
    Zergainoh, NE
    [J]. EMBEDDED SOFTWARE FOR SOC, 2003, : 125 - 136
  • [10] HEPSIM: an ESL HW/SW Co-Simulator/Analysis Tool for Heterogeneous Parallel Embedded Systems
    Ciambrone, Daniele
    Muttillo, Vittoriano
    Pomante, Luigi
    Valente, Giacomo
    [J]. 2018 7TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2018, : 47 - 52