共 41 条
- [1] The use of a virtual instruction set for the software synthesis of Hw/Sw embedded systems [J]. 9TH INTERNATIONAL SYMPOSIUM ON SYSTEMS SYNTHESIS, PROCEEDINGS, 1996, : 77 - 82
- [2] Timed HW-SW cosimulation using native execution of OS and application SW [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 51 - 56
- [3] Trace-driven HW/SW cosimulation using virtual synchronization technique [J]. 42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 345 - 348
- [5] HW/SW cosynthesis using statecharts and symbolic timing diagrams [J]. NINTH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING - PROCEEDINGS, 1998, : 212 - 217
- [6] Using of Spirent GPS/Galileo HW simulator for timing receiver calibration [J]. 2008 IEEE/ION POSITION, LOCATION AND NAVIGATION SYMPOSIUM, VOLS 1-3, 2008, : 365 - 369
- [7] CSER: HW/SW Configurable Soft-Error Resiliency for Application Specific Instruction-Set Processors [J]. DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 707 - 712
- [8] Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design [J]. DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 132 - 137
- [9] Scheduling and timing analysis of HW/SW on-chip communication in MP SoC design [J]. EMBEDDED SOFTWARE FOR SOC, 2003, : 125 - 136
- [10] HEPSIM: an ESL HW/SW Co-Simulator/Analysis Tool for Heterogeneous Parallel Embedded Systems [J]. 2018 7TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2018, : 47 - 52