DESIGN OF A COMPLEMENTARY FOLDED-CASCODE OPERATIONAL AMPLIFIER

被引：5
|
作者：
Lipka, B. [1 ]
Kleine, U. [1 ]
Scheytt, J. -C. [2 ]
Schmalz, K. [2 ]
机构：
[1] Otto VonGuericke Univ Magdegurg, FEIT IESK, D-39016 Magdeburg, Germany
[2] IHP GmbH, Circuit Design, Frankfurt, Germany
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2009年
关键词：
D O I：
10.1109/SOCCON.2009.5398081
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The design of a complementary folded-cascode operational amplifier with rail-to-rail input range for low voltage operation is described. Due to the biasing transistors M-16 and M-19 the output swing is increased. By using the ALADIN tool [5-7] the layout has been created automatically. Prototype circuits have been fabricated with a 0.25 mu m CMOS technology and the measurements of the amplifier are presented.
引用
收藏
页码：111 / +
页数：2
相关论文
共 50 条
  • [1] Design of high performance folded-cascode operational amplifier
    Zhang, Y.
    Mei, J. S.
    Zheng, G. X.
    INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 437 - 440
  • [2] A new class AB folded-cascode operational amplifier
    Yavari, Mohammad
    IEICE ELECTRONICS EXPRESS, 2009, 6 (07): : 395 - 402
  • [3] DESIGN PROCEDURES FOR A FULLY DIFFERENTIAL FOLDED-CASCODE CMOS OPERATIONAL-AMPLIFIER
    MALLYA, SM
    NEVIN, JH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1737 - 1740
  • [4] A high DC-gain folded-cascode CMOS operational amplifier
    Sue, WW
    Lin, ZM
    Huang, CH
    PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 176 - 177
  • [5] Designing CMOS folded-cascode operational amplifier with flicker noise minimisation
    Chan, PK
    Ng, LS
    Siek, L
    Lau, KT
    MICROELECTRONICS JOURNAL, 2001, 32 (01) : 69 - 73
  • [6] A Compensation Technique for Recycling Folded-Cascode Amplifier
    Kuo, Po-Yu
    Tsai, Sheng-Da
    2017 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2017,
  • [7] Design of Radiation Hardened Complementary Folded Cascode Amplifier
    Koonapalli, Harish
    Ramakrishnan, V. N.
    MATERIALS TODAY-PROCEEDINGS, 2020, 24 : 1766 - 1776
  • [8] A gm/ID-Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier
    Ou, Jack
    Ferreira, Pietro M.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (10) : 783 - 787
  • [9] Design procedure for noise and power optimisation of CMOS folded-cascode operational transconductance amplifier based on the inversion coefficient
    Thanachayanont, Apinunt
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 111 (02) : 201 - 214
  • [10] Design procedure for noise and power optimisation of CMOS folded-cascode operational transconductance amplifier based on the inversion coefficient
    Apinunt Thanachayanont
    Analog Integrated Circuits and Signal Processing, 2022, 111 : 201 - 214
12345