Fault-aware communication mapping for NoCs with guaranteed latency

被引:13
|
作者
Manolache, Sorin [1 ]
Eles, Petru [1 ]
Peng, Zebo [1 ]
机构
[1] Linkoping Univ, Dept Comp & Informat Sci, S-58183 Linkoping, Sweden
关键词
networks-on-chip; communication synthesis; transient link failures;
D O I
10.1007/s10766-006-0029-7
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
As feature sizes shrink, transient failures of on-chip network links become a critical problem. At the same time, many applications require guarantees on both message arrival probability and response time. We address the problem of transient link failures by means of temporally and spatially redundant transmission of messages, such that designer-imposed message arrival probabilities are guaranteed. Response time minimisation is achieved by a heuristic that statically assigns multiple copies of each message to network links, intelligently combining temporal and spatial redundancy. Concerns regarding energy consumption are addressed in two ways. First, we reduce the total amount of transmitted messages, and, second, we minimise the application response time such that the resulted time slack can be exploited for energy savings through voltage reduction. The advantages of the proposed approach are guaranteed message arrival probability and guaranteed worst case application response time.
引用
收藏
页码:125 / 156
页数:32
相关论文
共 50 条
  • [21] Fault-Aware ECC Techniques for Reliability Enhancement of Flash Memory
    Lu, Shyue-Kung
    Tsai, Zeng-Long
    Hsu, Chun-Lung
    Sun, Chi-Tien
    2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [22] An energy-efficient fault-aware core mapping in mesh-based network on chip systems
    Beechu, Naresh Kumar Reddy
    Harishchandra, Vasantha Moodabettu
    Balachandra, Nithin Kumar Yernad
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2018, 105 : 79 - 87
  • [23] Fault-Aware Dependability Enhancement Techniques for Phase Change Memory
    Lu, Shyue-Kung
    Li, Hui-Ping
    Miyase, Kohei
    Hsu, Chun-Lung
    Sun, Chi-Tien
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (04): : 503 - 513
  • [24] Fault-Aware Modeling and Specification for Efficient Formal Safety Analysis
    Habermaier, Axel
    Knapp, Alexander
    Leupolz, Johannes
    Reif, Wolfgang
    CRITICAL SYSTEMS: FORMAL METHODS AND AUTOMATED VERIFICATION, 2016, 9933 : 97 - 114
  • [25] Fault-Aware Dependability Enhancement Techniques for Phase Change Memory
    Shyue-Kung Lu
    Hui-Ping Li
    Kohei Miyase
    Chun-Lung Hsu
    Chi-Tien Sun
    Journal of Electronic Testing, 2021, 37 : 503 - 513
  • [26] Fault-aware Configurable Logic Block for Reliable Reconfigurable FPGAs
    Basha, B. Chagun
    Pillement, Sebastien
    Piestrak, Stanislaw J.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2732 - 2735
  • [27] Fault-aware and Reconfigurable Routing Algorithms for Networks-on-Chip
    Valinataj, Mojtaba
    Mohammadi, Siamak
    Safari, Saeed
    IETE JOURNAL OF RESEARCH, 2011, 57 (03) : 215 - 223
  • [28] A Fault-Aware, Reconfigurable and Adaptive Routing Algorithm for NoC Applications
    Valinataj, Mojtaba
    Mohammadi, Siamak
    PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 13 - 18
  • [29] A fault-aware dynamic routing algorithm for on-chip networks
    Hosseini, Amir
    Ragheb, Tamer
    Massoud, Yehia
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2653 - 2656
  • [30] Exploiting BPMN Features to Design a Fault-aware TOSCA Orchestrator
    Calcaterra, Domenico
    Cartelli, Vincenzo
    Di Modica, Giuseppe
    Tomarchio, Orazio
    CLOSER: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND SERVICES SCIENCE, 2018, : 533 - 540