Hardware acceleration of BWA-MEM genomic short read mapping for longer read lengths

被引:86
|
作者
Houtgast, Ernst Joachim [1 ,2 ]
Sima, Vlad-Mihai [2 ]
Bertels, Koen [1 ]
Al-Ars, Zaid [1 ]
机构
[1] Delft Univ Technol, Comp Engn Lab, Mekelweg 4, NL-2628 CD Delft, Netherlands
[2] Bluebee, Laan Zuid Hoorn 57, NL-2289 DC Rijswijk, Netherlands
关键词
Acceleration; BWA-MEM; FPGA; GPU; Short read mapping; Systolic array;
D O I
10.1016/j.compbiolchem.2018.03.024
中图分类号
Q [生物科学];
学科分类号
07 ; 0710 ; 09 ;
摘要
We present our work on hardware accelerated genomics pipelines, using either FPGAs or GPUs to accelerate execution of BWA-MEM, a widely-used algorithm for genomic short read mapping. The mapping stage can take up to 40% of overall processing time for genomics pipelines. Our implementation offloads the Seed Extension function, one of the main BWA-MEM computational functions, onto an accelerator. Sequencers typically output reads with a length of 150 base pairs. However, read length is expected to increase in the near future. Here, we investigate the influence of read length on BWA-MEM performance using data sets with read length up to 400 base pairs, and introduce methods to ameliorate the impact of longer read length. For the industry-standard 150 base pair read length, our implementation achieves an up to two-fold increase in overall application-level performance for systems with at most twenty-two logical CPU cores. Longer read length requires commensurately bigger data structures, which directly impacts accelerator efficiency. The two-fold performance increase is sustained for read length of at most 250 base pairs. To improve performance, we perform a classification of the inefficiency of the underlying systolic array architecture. By eliminating idle regions as much as possible, efficiency is improved by up to +95%. Moreover, adaptive load balancing intelligently distributes work between host and accelerator to ensure use of an accelerator always results in performance improvement, which in GPU-constrained scenarios provides up to +45% more performance. (C) 2018 Elsevier Ltd. All rights reserved.
引用
收藏
页码:54 / 64
页数:11
相关论文
共 50 条
  • [1] Accelerating BWA-MEM Read Mapping on GPUs
    Minh Pham
    Tu, Yicheng
    Lv, Xiaoyi
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, ACM ICS 2023, 2023, : 155 - 166
  • [2] Heterogeneous Hardware/Software Acceleration of the BWA-MEM DNA Alignment Algorithm
    Ahmed, Nauman
    Sima, Vlad-Mihai
    Houtgast, Ernst
    Bertels, Koen
    Al-Ars, Zaid
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 240 - 246
  • [3] Hardware Acceleration of Short Read Mapping
    Olson, Corey B.
    Kim, Maria
    Clauson, Cooper
    Kogon, Boris
    Ebeling, Carl
    Hauck, Scott
    Ruzzo, Walter L.
    2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 161 - 168
  • [4] An FPGA-Based Systolic Array to Accelerate the BWA-MEM Genomic Mapping Algorithm
    Houtgast, Ernst Joachim
    Sima, Vlad-Mihai
    Bertels, Koen
    Al-Ars, Zaid
    PROCEEDINGS INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS - ARCHITECTURES, MODELING AND SIMULATION (SAMOS XV), 2015, : 221 - 227
  • [5] Efficient Architecture-Aware Acceleration of BWA-MEM for Multicore Systems
    Vasimuddin, Md
    Misra, Sanchit
    Li, Heng
    Aluru, Srinivas
    2019 IEEE 33RD INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS 2019), 2019, : 314 - 324
  • [6] Heterogeneous Hardware-assisted Parallel Processing for BWA-MEM DNA Alignment
    Binh Kieu-Do-Nguyen
    Cuong Pham-Quoc
    Cong-Kha Pham
    2020 RIVF INTERNATIONAL CONFERENCE ON COMPUTING & COMMUNICATION TECHNOLOGIES (RIVF 2020), 2020, : 261 - 267
  • [7] Reconfigurable Acceleration of Short Read Mapping
    Arram, James
    Tsoi, Kuen Hung
    Luk, Wayne
    Jiang, Peiyong
    2013 IEEE 21ST ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2013, : 210 - 217
  • [8] An Acceleration Method of Short Read mapping using FPGA
    Sogabe, Yoko
    Maruyama, Tsutomu
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 350 - 353
  • [9] FPGA Acceleration of Pre-Alignment Filters for Short Read Mapping With HLS
    Castells-Rufas, David
    Marco-Sola, Santiago
    Carlos Moure, Juan
    Aguado, Quim
    Espinosa, Antonio
    IEEE ACCESS, 2022, 10 : 22079 - 22100
  • [10] ReconfigurACable Filtered Acceleration of Short Read AlignmentAC
    Arram, James
    Luk, Wayne
    Jiang, Peiyong
    PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 438 - 441