共 50 条
- [1] Virtual-time-based round robin: A hardware-efficient fair scheduling algorithm for high-speed networks [J]. INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 410 - 415
- [3] Hardware-efficient and high-speed Integer Motion Estimation Architecture for HEVC [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA), 2016,
- [7] High-speed hardware architectures of the Whirlpool hash function [J]. FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 147 - 153
- [8] A Hardware-Efficient Vector Quantizer Based on Self-Organizing Map for High-Speed Image Compression [J]. APPLIED SCIENCES-BASEL, 2017, 7 (11):
- [9] A fair and efficient bandwidth allocation algorithm for high-speed local area networks [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 1996, 79 (05): : 66 - 75
- [10] Architectures of high-speed wireless ATM networks [J]. IEEE/AFCEA EUROCOMM 2000, CONFERENCE RECORD: INFORMATION SYSTEMS FOR ENHANCED PUBLIC SAFETY AND SECURITY, 2000, : 256 - 259