Electrical and diffraction characterization of short and narrow MOSFETs on fully depleted strained silicon-on-insulator (sSOI)

被引:10
|
作者
Baudot, S. [1 ,2 ]
Andrieu, F. [2 ]
Faynot, O. [2 ]
Eymery, J. [1 ]
机构
[1] CEA INAC, F-38054 Grenoble, France
[2] CEA LETI Minatec, F-38054 Grenoble, France
关键词
Silicon-on-insulator technology; Strain; X-ray measurements; Mobility; SCALABILITY; MOBILITY; DEVICES;
D O I
10.1016/j.sse.2010.04.032
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fully depleted silicon-on-insulator (FDSOI) n and pMOSFETs (Metal-Oxide-Semiconductor-Field-Effect-Transistors) are integrated with a TiN/HfO2 gate stack on 1.55 GPa strained SOI (sSOI) and 2.1 GPa eXtremely strained SOI (XsSOI) substrates. An electron mobility enhancement of 135% for a 77 nm gate width is demonstrated as well as a significant I-on-I-off improvement for short and narrow nMOS on XsSOI with respect to unstrained SOI We in-depth analyse this performance boost thanks to the accurate extractions in long and narrow devices of both carrier mobility based on the split-CV method and strain with grazing incidence X-ray diffraction synchrotron experiments. The effective mobility as well as the threshold voltage is systematically extracted as a function of the gate width and the channel orientation for long and narrow n and pMOSFETs. The performance improvement using XsSOI for short and narrow nMOSFETs depends on the channel orientation and is mainly attributed to the tensile strain induced by the TiN gate and to the effective mass improvement under high and non-biaxial strain. (C) 2010 Elsevier Ltd. All rights reserved.
引用
收藏
页码:861 / 869
页数:9
相关论文
共 50 条
  • [1] Fully Depleted Strained Silicon-on-Insulator p-MOSFETs With Recessed and Embedded Silicon-Germanium Source/Drain
    Baudot, Sophie
    Andrieu, Francois
    Weber, Olivier
    Perreau, Pierre
    Damlencourt, Jean-Francois
    Barnola, Sebastien
    Salvetat, Thierry
    Tosti, Lucie
    Brevard, Laurent
    Lafond, Dominique
    Eymery, Joel
    Faynot, Olivier
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (10) : 1074 - 1076
  • [2] Thermal budget optimization on strained silicon-on-insulator (SSOI) CMOS
    Huang, R. M.
    Lin, Y. H.
    Tsai, S. H.
    Yang, C. W.
    Liu, E. C.
    Hsieh, Y. S.
    Cayrefourcq, Ian
    Tsai, C. T.
    Ma, G. H.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 118 - +
  • [3] SUBSTRATE BIAS DEPENDENCE OF SUBTHRESHOLD SLOPES IN FULLY DEPLETED SILICON-ON-INSULATOR MOSFETS
    TOKUNAGA, K
    STURM, JC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1991, 38 (08) : 1803 - 1807
  • [4] High-frequency characterization of sub-0.25-μm fully depleted silicon-on-insulator MOSFETs
    Chen, CL
    Mathews, RH
    Burns, JA
    Wyatt, PW
    Yost, DR
    Chen, CK
    Fritze, M
    Knecht, JM
    Suntharalingam, V
    Soares, A
    Keast, CL
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (10) : 497 - 499
  • [5] Analysis of single-event transient sensitivity in fully depleted silicon-on-insulator MOSFETs
    Xu, Jing-Yan
    Chen, Shu-Ming
    Song, Rui-Qiang
    Wu, Zhen-Yu
    Chen, Jian-Jun
    NUCLEAR SCIENCE AND TECHNIQUES, 2018, 29 (04)
  • [6] Analysis of single-event transient sensitivity in fully depleted silicon-on-insulator MOSFETs
    Jing-Yan Xu
    Shu-Ming Chen
    Rui-Qiang Song
    Zhen-Yu Wu
    Jian-Jun Chen
    Nuclear Science and Techniques, 2018, 29
  • [7] Inversion layer electron mobility distribution in fully-depleted silicon-on-insulator MOSFETs
    Umana-Membreno, G. A.
    Akhavan, N. D.
    Antoszewski, J.
    Faraone, L.
    Cristoloveanu, S.
    SOLID-STATE ELECTRONICS, 2021, 183
  • [8] Analysis of single-event transient sensitivity in fully depleted silicon-on-insulator MOSFETs
    Jing-Yan Xu
    Shu-Ming Chen
    Rui-Qiang Song
    Zhen-Yu Wu
    Jian-Jun Chen
    Nuclear Science and Techniques, 2018, 29 (04) : 42 - 47
  • [9] Scalability Projection of Underlap Fully Depleted Strained Ultra Thin Body Silicon-on-Insulator MOSFETs Using Quantum Potential Simulations
    Sharma, Rajneesh
    Rana, Ashwani K.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2016, 11 (04) : 472 - 476
  • [10] Piezoresistance effect of strained and unstrained fully-depleted silicon-on-insulator MOSFETs integrating a HfO2/TiN gate stack
    Rochette, F.
    Casse, M.
    Mouis, M.
    Haziot, A.
    Pioger, T.
    Ghibaudo, G.
    Boulanger, F.
    SOLID-STATE ELECTRONICS, 2009, 53 (03) : 392 - 396