100 Gbps Dynamic Extensible Protocol Parser Based on an FPGA

被引:1
|
作者
Wang, Ke [1 ,2 ]
Guo, Zhichuan [1 ,2 ]
Song, Mangu [2 ]
Sha, Meng [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Acoust, Natl Network New Media Engn Res Ctr, 21 North Fourth Ring Rd, Beijing 100190, Peoples R China
[2] Univ Chinese Acad Sci, Sch Elect Elect & Commun Engn, 19A,Yuquan Rd, Beijing 100049, Peoples R China
关键词
high-speed network; extensible protocol parser; multiple queue management; ultra-low latency update;
D O I
10.3390/electronics11091501
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In order to facilitate the transition between networks and the integration of heterogeneous networks, the underlying link design of the current mainstream Information-Centric Networking (ICN) still considers the characteristics of the general network and extends the customized ICN protocol on this basis. This requires that the network transmission equipment can not only distinguish general network packets but also support the identification of ICN-specific protocols. However, traditional network protocol parsers are designed for specific network application scenarios, and it is difficult to flexibly expand new protocol parsing rules for different ICN network architectures. For this reason, we propose a general dynamic extensible protocol parser deployed on FPGA, which supports the real-time update of network protocol parsing rules by configuring extended protocol descriptors. At the same time, the multi-queue protocol management mechanism is adopted to realize the grouping management and rapid parsing of the extended protocol. The results demonstrate that the method can effectively support the protocol parsing of 100 Gbps high-speed network data packets and can dynamically update the protocol parsing rules under ultra-low latency. Compared with the current commercial programmable network equipment, this solution improves the protocol update efficiency by several orders of magnitude and better supports the online updating of network equipment.
引用
收藏
页数:16
相关论文
共 50 条
  • [1] The Design of a Dynamic Configurable Packet Parser Based on FPGA
    Sun, Ying
    Guo, Zhichuan
    [J]. MICROMACHINES, 2023, 14 (08)
  • [2] FPGA-based TCP/IP Checksum Offloading Engine for 100 Gbps Networks
    Sutter, Gustavo
    Ruiz, Mario
    Lopez-Buedo, Sergio
    Alonso, Gustavo
    [J]. 2018 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2018,
  • [3] Automated synthesis of FPGA-based packet filters for 100 Gbps network monitoring applications
    Fernando Zazo, Jose
    Lopez-Buedo, Sergio
    Sutter, Gustavo
    Aracil, Javier
    [J]. 2016 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG16), 2016,
  • [4] A High-Performance and Accurate FPGA-Based Flow Monitor for 100 Gbps Networks
    Sha, Meng
    Guo, Zhichuan
    Wang, Ke
    Zeng, Xuewen
    [J]. ELECTRONICS, 2022, 11 (13)
  • [5] Design of FPGA based Data Parser for Global Positioning System
    Abidin, Zainul
    Aryawiratama, Nauval
    Muttaqin, Adharul
    Arisandi, Effendi Dodi
    Martineac, Corina
    [J]. 2020 10TH ELECTRICAL POWER, ELECTRONICS, COMMUNICATIONS, CONTROLS AND INFORMATICS SEMINAR (EECCIS), 2020, : 159 - 162
  • [6] Dynamically Adaptive Header Generator and Front-End Source Emulator for a 100 Gbps FPGA based DAQ
    Sridharan, Srikanth
    [J]. 2014 19TH IEEE-NPSS REAL TIME CONFERENCE (RT), 2014,
  • [7] Design of extensible Meteorological data acquisition system based on FPGA
    Zhang, Wen
    Liu, Yin-hua
    Zhang, Hui-jun
    Li, Xiao-hui
    [J]. NINTH INTERNATIONAL SYMPOSIUM ON PRECISION ENGINEERING MEASUREMENTS AND INSTRUMENTATION, 2015, 9446
  • [8] ACCL: FPGA-Accelerated Collectives over 100 Gbps TCP-IP
    He, Zhenhao
    Parravicini, Daniele
    Petrica, Lucian
    O'Brien, Kenneth
    Alonso, Gustavo
    Blott, Michaela
    [J]. PROCEEDINGS OF SEVENTH INTERNATIONAL WORKSHOP ON HETEROGENEOUS HIGH-PERFORMANCE RECONFIGURABLE COMPUTING (H2RC 2021), 2021, : 33 - 43
  • [9] Low Noise Si Based Monolithic Transimpedance Amplifiers for 10 Gbps, 40 Gbps and 100 Gbps Applications
    Ponchet, A. F.
    Bastida, E. M.
    Panepucci, R. R.
    Swart, J. W.
    [J]. 2014 INTERNATIONAL CARIBBEAN CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICCDCS), 2014,
  • [10] Design and performance measurements of an FPGA accelerator for a 100Gbps wireless data link layer
    Lopacinski, Lukasz
    Brzozowski, Marcin
    Kraemer, Rolf
    Nolte, Joerg
    Buechner, Steffen
    [J]. 2015 1st URSI Atlantic Radio Science Conference (URSI AT-RASC), 2015,