EvoJAX: Hardware-Accelerated Neuroevolution

被引:7
|
作者
Tang, Yujin [1 ]
Tian, Yingtao [1 ]
Ha, David [1 ]
机构
[1] Google Brain, Tokyo, Japan
关键词
D O I
10.1145/3520304.3528770
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Evolutionary computation has been shown to be a highly effective method for training neural networks, particularly when employed at scale on CPU clusters. Recent work have also showcased their effectiveness on hardware accelerators, such as GPUs, but so far such demonstrations are tailored for very specific tasks, limiting applicability to other domains. We present EvoJAX, a scalable, general purpose, hardware-accelerated neuroevolution toolkit. Building on top of the JAX library, our toolkit enables neuroevolution algorithms to work with neural networks running in parallel across multiple TPU/GPUs. EvoJAX achieves very high performance by implementing the evolution algorithm, neural network and task all in NumPy, which is compiled just-in-time to run on accelerators. We provide extensible examples of EvoJAX for a wide range of tasks, including supervised learning, reinforcement learning and generative art. Since EvoJAX can find solutions to most of these tasks within minutes on a single accelerator, compared to hours or days when using CPUs, our toolkit can significantly shorten the iteration cycle of evolutionary computation experiments. EvoJAX is available at https://github.com/google/evojax
引用
收藏
页码:308 / 311
页数:4
相关论文
共 50 条
  • [1] EvoJAX: Hardware-Accelerated Neuroevolution
    Tang, Yujin
    Tian, Yingtao
    Ha, David
    [J]. GECCO 2022 Companion - Proceedings of the 2022 Genetic and Evolutionary Computation Conference, 2022, : 308 - 311
  • [2] Hardware-accelerated template matching
    Cabido, R
    Montemayor, AS
    Sánchez, A
    [J]. PATTERN RECOGNITION AND IMAGE ANALYSIS, PT 1, PROCEEDINGS, 2005, 3522 : 691 - 698
  • [3] Hardware-accelerated Text Analytics
    Polig, R.
    Atasu, K.
    Hagleitner, C.
    Chiticariu, L.
    Reiss, F.
    Zhu, H.
    Hofstee, P.
    [J]. 2014 IEEE HOT CHIPS 26 SYMPOSIUM (HCS), 2014,
  • [4] Hardware-accelerated simulated radiography
    Laney, D
    Callahan, SP
    Max, N
    Silva, CT
    Langer, S
    Frank, R
    [J]. IEEE VISUALIZATION 2005, PROCEEDINGS, 2005, : 343 - 350
  • [5] Scheduling Hardware-Accelerated Cloud Functions
    Vandebon, Jessica
    Coutinho, Jose G. F.
    Luk, Wayne
    [J]. JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2021, 93 (12): : 1419 - 1431
  • [6] Scheduling Hardware-Accelerated Cloud Functions
    Jessica Vandebon
    Jose G. F. Coutinho
    Wayne Luk
    [J]. Journal of Signal Processing Systems, 2021, 93 : 1419 - 1431
  • [7] Hardware-Accelerated Twofish Core for FPGA
    Smekal, David
    Hajny, Jan
    Martinasek, Zdenek
    [J]. 2018 41ST INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP), 2018, : 338 - 341
  • [8] A hardware-accelerated novel IR system
    Weeks, M
    Hodge, VJ
    Austin, J
    [J]. 10TH EUROMICRO WORKSHOP ON PARALLEL, DISTRIBUTED AND NETWORK-BASED PROCESSING, PROCEEDINGS, 2002, : 283 - 289
  • [9] HAPT: Hardware-Accelerated Persistent Transactions
    Kim, Seunghoe
    Baek, Woongki
    [J]. 2016 5TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2016,
  • [10] A parallel hardware hypervisor for hardware-accelerated cloud computing
    Dogan, Atakan
    Ebcioglu, Kemal
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2022, 34 (09):