DYNAMIC VOLTAGE SCALING ALGORITHMS FOR POWER CONSTRAINED MOTION ESTIMATION

被引：0
|
作者：
Chong, In Suk [1 ]
Ortega, Antonio [1 ]
机构：
[1] Univ Southern Calif, Inst Signal & Image Proc, Los Angeles, CA 90089 USA
来源：
2007 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL II, PTS 1-3 | 2007年
基金：
美国国家科学基金会;
关键词：
dynamic voltage scaling (DVS); error tolerance (ET); Soft DSP; matching metric Computation (MMC);
D O I：
暂无
中图分类号：
O42 [声学];
学科分类号：
070206 ; 082403 ;
摘要：
In this paper, we apply dynamic voltage scaling (DVS) to the matching metric computation (MMC) used within motion estimation (ME) in typical video encoders. Our approach is based on "soft DSP" concepts. We analyze the effect of ME errors (due to DVS) in overall coding performance. We propose a model for the resulting rate increase (at a given fixed quantization parameter) as a function of input characteristics and input voltage, for given ME algorithm an MMC architecture. This model is validated using simulations. We then compare ME algorithms and MMC architectures, and propose a method for power saving of the ME process that depend on input characteristics and desired coding performance. As an illustration of the potential benefits of allowing computation errors, we show that allowing errors that lead to a small rate increase (about 3%) produces 37% power savings in the ME process, as compared to not using DVS. An essentially "error-free" DVS approach (no rate penalty) can achieve around 10% power savings.
引用
收藏
页码：101 / +
页数：2
相关论文
共 50 条
  • [1] A low power 90-nm CMOS motion estimation processor implementing dynamic voltage and frequency scaling (DVFS) and fast motion estimation algorithm
    Kobayashi, Nobuaki
    Enomoto, Thdayoshi
    [J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1672 - 1675
  • [2] The simulation and evaluation of Dynamic Voltage Scaling algorithms
    Pering, T
    Burd, T
    Brodersen, R
    [J]. 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 76 - 81
  • [3] Dynamic Voltage and Frequency Scaling for Power-Constrained Design using Process Voltage and Temperature Sensor Circuits
    Nan, Haiqing
    Kim, Kyung Ki
    Wang, Wei
    Choi, Ken
    [J]. JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2011, 7 (01): : 93 - 102
  • [4] Dynamic voltage scaling conserves portable power
    Chew, B
    [J]. EDN, 2002, 47 (01) : 65 - +
  • [5] Optimality and Improvement of Dynamic Voltage Scaling Algorithms for Multimedia Applications
    Cao, Zhen
    Foo, Brian
    He, Lei
    van der Schaar, Mihaela
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (03) : 681 - 690
  • [6] Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications
    Cao, Zhen
    Foo, Brian
    He, Lei
    van der Schaar, Mihaela
    [J]. 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 179 - 184
  • [7] Buffer constrained proactive dynamic voltage scaling for video decoding systems
    Akyol, Emrah
    van der Schaar, Mihaela
    [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-7, 2007, : 3273 - 3276
  • [8] The limit of dynamic voltage scaling and insomniac dynamic voltage scaling
    Zhai, B
    Blaauw, D
    Sylvester, D
    Flautner, K
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1239 - 1252
  • [9] Dynamic voltage scaling and power management for portable systems
    Simunic, T
    Benini, L
    Acquaviva, A
    Glynn, P
    De Micheli, G
    [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 524 - 529
  • [10] Using user interface event information in dynamic voltage scaling algorithms
    Lorch, JR
    Smith, AJ
    [J]. PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, 2003, : 46 - 55
12345