Propagation delay model of a current driven RC chain for an optimized design

被引:9
|
作者
Palumbo, G [1 ]
Poli, M [1 ]
机构
[1] Univ Catania, Dipartimento Elettr Elettron & Sisteist, I-95125 Catania, Italy
关键词
propagation delay; RC chains; transmission gates; very large-scale integration (VLSI);
D O I
10.1109/TCSI.2003.809805
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents models which evaluate the propagation delay of an RC chain driven by a step input current generator. Starting from a rule of thumb model,, involving network parameter values, three different approximations have been devised. The approximated models are quite simple and can be adopted in finding the number of stages after which repeaters can be introduced. In particular, one of the models can be used to optimize the propagation delay when inserting repeaters in a chain of transmission gates. Results from the new approach were compared with the traditional one with optimization by Spice, simulation using a 0.35-mum CMOS technology. The optimization based on the proposed model shows both a lower propagation delay and the need for a smaller number of repeaters compared with the traditional approach, hence, lower power consumption and silicon area.
引用
收藏
页码:572 / 575
页数:4
相关论文
共 50 条
  • [1] Propagation delay model of current driven RC chain
    Palumbo, G
    Poli, M
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 619 - 622
  • [2] Propagation delay of an RC-chain with a ramp input
    Mita, Rosario
    Palumbo, Gaetano
    Poli, Massimo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (01): : 66 - 70
  • [3] RC-chain: A simple model of delay with a ramp input
    Di Cataldo, Giuseppe
    Mita, Rosario
    Palumbo, Gaetano
    Poli, Massimo
    2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 557 - +
  • [4] Process and design tradeoffs between minimum RC signal propagation delay and interconnect current density and resistance for deep submicrometer ICs
    Inohara, M
    Toyoshima, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) : 2634 - 2639
  • [5] Application of negative group delay active circuits to reduce the 50% propagation Delay of RC-line model
    Ravelo, Blaise
    Perennec, Andre
    Le Roy, Marc
    2008 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, 2008, : 51 - 54
  • [6] Propagation delay of an RC-circuit with a ramp input: An analytical very accurate and simple model
    Mita, Rosario
    Palumbo, Gaetano
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2009, 37 (09) : 987 - 994
  • [7] Highly-accurate propagation delay analytical model of an RC-circuit with a ramp input
    Mita, Rosario
    Palumbo, Gaetano
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 667 - 670
  • [8] Design and model testing of an optimized ducted marine current turbine
    Luquet, R.
    Bellevre, D.
    Frechou, D.
    Perdon, P.
    Guinard, P.
    INTERNATIONAL JOURNAL OF MARINE ENERGY, 2013, 2 : 61 - 80
  • [9] RLC equivalent RC delay model for global VLSI interconnect in current mode signalling
    Jadav, Sunil
    Vashishth, Munish
    Chandel, Rajeevan
    International Journal of Modelling and Simulation, 2015, 35 (01): : 26 - 33
  • [10] Delay and current estimation in a CMOS inverter with an RC load
    Hafed, M
    Oulmane, M
    Rumin, NC
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (01) : 80 - 89