Entropy Loss in PUF-based Key Generation Schemes: The Repetition Code Pitfall

被引:0
|
作者
Koeberl, Patrick [1 ]
Li, Jiangtao [1 ]
Rajan, Anand [1 ]
Wu, Wei [1 ]
机构
[1] Intel Labs, Cambridge, England
关键词
fuzzy extractor; entropy loss analysis; physically unclonable functions; secure key generation; system design; FUZZY EXTRACTORS; BIOMETRICS;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
One of the promising usages of Physically Unclonable Functions (PUFs) is to generate cryptographic keys from PUFs for secure storage of key material. This usage has attractive properties such as physical unclonability and enhanced resistance against hardware attacks. In order to extract a reliable cryptographic key from a noisy PUF response a fuzzy extractor is used to convert non-uniform random PUF responses into nearly uniform randomness. Bosch et al. in 2008 proposed a fuzzy extractor suitable for efficient hardware implementation using two-stage concatenated codes, where the inner stage is a conventional error correcting code and the outer stage is a repetition code. In this paper we show that the combination of PUFs with repetition code approaches is not without risk and must be approached carefully. For example, PUFs with min-entropy lower than 66% may yield zero leftover entropy in the generated key for some repetition code configurations. In addition, we find that many of the fuzzy extractor designs in the literature are too optimistic with respect to entropy estimation. For high security applications, we recommend a conservative estimation of entropy loss based on the theoretical work of fuzzy extractors and present parameters for generating 128-bit keys from memory based PUFs.
引用
收藏
页码:44 / 49
页数:6
相关论文
共 50 条
  • [1] Helper Data Algorithms for PUF-Based Key Generation: Overview and Analysis
    Delvaux, Jeroen
    Gu, Dawu
    Schellekens, Dries
    Verbauwhede, Ingrid
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (06) : 889 - 902
  • [2] PUF-Based Key Generation Scheme for Secure Group Communication Using MEMS
    Mehdi, Mubarak
    Ajani, Muhammad Taha
    Tahir, Hasan
    Tahir, Shahzaib
    Alizai, Zahoor
    Khan, Fawad
    Riaz, Qaiser
    Hussain, Mehdi
    ELECTRONICS, 2021, 10 (14)
  • [3] A Secure and Robust PUF-based Key Generation with Wiretap Polar Coset Codes
    Yonghong Bai
    Zhiyuan Yan
    Journal of Electronic Testing, 2021, 37 : 305 - 316
  • [4] Using the Reconfigurability of Modern FPGAs for Highly Efficient PUF-Based Key Generation
    Gehrer, Stefan
    Sigl, Georg
    2015 10TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2015,
  • [5] A Secure and Robust PUF-based Key Generation with Wiretap Polar Coset Codes
    Bai, Yonghong
    Yan, Zhiyuan
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2021, 37 (03): : 305 - 316
  • [6] Security Analysis of Index-Based Syndrome Coding for PUF-Based Key Generation
    Becker, Georg T.
    Wild, Alexander
    Gueneysu, Tim
    2015 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2015, : 20 - 25
  • [7] Reliable and Lightweight PUF-based Key Generation using Various Index Voting Architecture
    Kim, Jeong-Hyeon
    Jo, Ho-Jun
    Jo, Kyung-Kuk
    Cho, Sung-Hee
    Chung, Jae-Yong
    Yang, Joon-Sung
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 352 - 357
  • [8] PUF-based key distribution in wireless sensor networks
    Zhang Z.
    Liu Y.
    Zuo Q.
    Harn L.
    Qiu S.
    Cheng Y.
    Computers, Materials and Continua, 2020, 64 (02): : 1261 - 1280
  • [9] Area-Efficient PUF-Based Key Generation on System-on-Chips with FPGAs
    Gehrer, Stefan
    Sigl, Georg
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (01)
  • [10] Efficient PUF-Based Key Generation in FPGAs Using Per-Device Configuration
    Usmani, Mohammad A.
    Keshavarz, Shahrzad
    Matthews, Eric
    Shannon, Lesley
    Tessier, Russell
    Holcomb, Daniel E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (02) : 364 - 375