FAST: An FPGA-based simulation testbed for ATM networks

被引：0
|
作者：
Stiliadis, D [1 ]
Varma, A [1 ]
机构：
[1] UNIV CALIF SANTA CRUZ,DEPT COMP ENGN,SANTA CRUZ,CA 95064
来源：
1996 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - CONVERGING TECHNOLOGIES FOR TOMORROW'S APPLICATIONS, VOLS. 1-3 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：374 / 378
页数：5
相关论文
共 50 条
  • [1] FAST: A simulation testbed for ATM networks
    Stiliadis, D
    Varma, A
    [J]. DIGEST OF PAPERS: COMPCON SPRING 96, FORTY-FIRST IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE - INTELLECTUAL LEVERAGE, 1996, : 32 - 37
  • [2] An FPGA-based coprocessor for ATM firewalls
    McHenry, JT
    Dowd, PW
    Pellegrino, FA
    Carrozzi, TM
    Cocks, WB
    [J]. 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, 1997, : 30 - 39
  • [3] FPGA-based Fast Real Time Simulation of Power Systems
    Shi, Y.
    Monti, A.
    [J]. 2008 IEEE POWER & ENERGY SOCIETY GENERAL MEETING, VOLS 1-11, 2008, : 5629 - 5633
  • [4] A reprogrammable FPGA-based ATM traffic generator
    Chu, PP
    Frantz, B
    [J]. SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 35 - 38
  • [5] FPGA-based testbed for packet switch performance measurement
    Abdo, Ahmad
    Hall, Trevor
    [J]. 2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 347 - +
  • [6] A Fast FPGA-Based BCD Adder
    Mubin Ul Haque
    Zarrin Tasnim Sworna
    Hafiz Md. Hasan Babu
    Ashis Kumer Biswas
    [J]. Circuits, Systems, and Signal Processing, 2018, 37 : 4384 - 4408
  • [7] A Fast FPGA-Based BCD Adder
    Ul Haque, Mubin
    Sworna, Zarrin Tasnim
    Babu, Hafiz Md. Hasan
    Biswas, Ashis Kumer
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (10) : 4384 - 4408
  • [8] Fast simulation techniques for ATM networks
    Naldi, M
    Calonico, F
    [J]. EUROSIM '96 - HPCN CHALLENGES IN TELECOMP AND TELECOM: PARALLEL SIMULATION OF COMPLEX SYSTEMS AND LARGE-SCALE APPLICATIONS, 1996, : 345 - 352
  • [9] A Fast and Flexible FPGA-based Accelerator for Natural Language Processing Neural Networks
    Suyeon, Hur
    Na, Seongmin
    Kwon, Dongup
    Joonsung, Kim
    Boutros, Andrew
    Nurvitadhi, Eriko
    Kim, Jangwoo
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2022, 20 (01)
  • [10] FFConv: An FPGA-based Accelerator for Fast Convolution Layers in Convolutional Neural Networks
    Ahmad, Afzal
    Pasha, Muhammad Adeel
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (02)
12345