A programmable stream processing engine for packet manipulation in network processors

被引：3
|
作者：
Meitinger, Michael [1 ]
Ohlendorf, Rainer [1 ]
Wild, Thomas [1 ]
Herkersdorf, Andreas [1 ]
机构：
[1] Tech Univ Munich, Arcisstr 21, D-80290 Munich, Germany
来源：
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES | 2007年
关键词：
D O I：
10.1109/ISVLSI.2007.16
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper we introduce a programmable stream processing engine working as a co-processor in a Network Processor egress path. By using a special pipelining architecture several generic manipulations can be performed on-the-fly on a packet data stream with line-speed. In two measurement scenarios for IP forwarding and IP tunneling we demonstrate the benefits of the Post-Processor concept compared to a pure software reference implementation.
引用
收藏
页码：259 / +
页数：2
相关论文
共 50 条
  • [1] Design and performance evaluation of a Programmable Packet Processing Engine (PPE) suitable for high-speed network processors units
    Vlachos, K.
    Orphanoudakis, T.
    Papaeftathiou, Y.
    Nikolaou, N.
    Pnevmatikatos, D.
    Konstantoulakis, G.
    Sanchez, J. A.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (03) : 188 - 199
  • [2] POWER ANALYSIS OF PACKET CLASSIFICATION ON PROGRAMMABLE NETWORK PROCESSORS
    Kennedy, Alan
    Bermingham, David
    Wang, Xiaojun
    Liu, Bin
    [J]. ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 1231 - +
  • [3] Programmable stream processors
    Kapasi, UJ
    Rixner, S
    Dally, WJ
    Kailany, B
    Ahn, JH
    Mattson, P
    Owens, JD
    [J]. COMPUTER, 2003, 36 (08) : 54 - +
  • [4] Transform coding on programmable stream processors
    Haiyan Li
    Chunyuan Zhang
    Li Li
    Ju Ren
    [J]. The Journal of Supercomputing, 2008, 45 : 66 - 87
  • [5] Transform coding on programmable stream processors
    Li, Haiyan
    Zhang, Chunyuan
    Li, Li
    Ren, Ju
    [J]. JOURNAL OF SUPERCOMPUTING, 2008, 45 (01): : 66 - 87
  • [6] Performance analysis of multi-dimensional packet classification on programmable network processors
    Srinivasan, D
    Feng, WC
    [J]. COMPUTER COMMUNICATIONS, 2005, 28 (15) : 1752 - 1760
  • [7] Performance analysis of multi-dimensional packet classification on programmable network processors
    Srinivasan, D
    Feng, WC
    [J]. LCN 2004: 29TH ANNUAL IEEE INTERNATIONAL CONFERENCE ON LOCAL COMPUTER NETWORKS, PROCEEDINGS, 2004, : 360 - 367
  • [8] Packet processing acceleration with a 3-stage programmable pipeline engine
    Papaefstathiou, I
    Vlachos, K
    Nikolaou, N
    Zervos, N
    Lawrence, VB
    [J]. IEEE COMMUNICATIONS LETTERS, 2004, 8 (03) : 183 - 185
  • [9] Controlling Network Processors by using Packet-processing Cores
    Kanada, Yasusi
    [J]. 2014 28TH INTERNATIONAL CONFERENCE ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS WORKSHOPS (WAINA), 2014, : 690 - 695
  • [10] Efficient implementation of packet scheduling algorithm on high-speed programmable network processors
    Shi, WD
    Zhuang, XT
    Paul, I
    Schwan, K
    [J]. MANAGEMENT OF MULTIMEDIA ON THE INTERNET, 2002, 2496 : 184 - 197
12345