A hardware/software cosimulator with RTOS supports for multiprocessor embedded systems

被引：0
|
作者：
Furukawa, Takashi [1 ]
Honda, Shinya [1 ]
Tomiyama, Hiroyuki [1 ]
Takada, Hiroaki [1 ]
机构：
[1] Nagoya Univ, Grad Sch Informat Sci, Takada Lab, Nagoya, Aichi 4648603, Japan
来源：
EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS | 2007年 / 4523卷
关键词：
cosimulation; RTOS; multiprocessors; embedded systems; ITRON;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a hardware/software cosimulator for multiprocessor embedded systems. Our cosimulator consists of multiple software simulators each of which simulates a set of application tasks together with an RTOS running on a processor, multiple hardware simulators and a cosimulation backplane. All of the simulators are executed concurrently with communication. Our cosimulator supports two types of communication; one is based on Remote Procedure Call (RPC), and the other is based on a shared memory on a host computer. Using the cosimulator, we successfully performed cosimulation of an MPEG encoder/decoder system with two processors and some peripheral circuits.
引用
收藏
页码：283 / +
页数：2
相关论文
共 50 条
  • [1] RTOS-centric hardware/software cosimulator for embedded system design
    Honda, S
    Wakabayashi, T
    Tomiyama, H
    Takada, H
    [J]. INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 158 - 163
  • [2] RTOS-Aware Modeling of Embedded Hardware/Software Systems
    Mueller, Matthias
    Gerlach, Joachim
    Rosenstiel, Wolfgang
    [J]. 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, : 179 - 186
  • [3] Hardware-software partitioning for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    [J]. International Journal of Innovative Computing, Information and Control, 2009, 5 (10): : 3071 - 3083
  • [4] Efficient hardware/software partitioning approach for embedded multiprocessor systems
    Lin, Tzong-Yen
    Hung, Yu-Ting
    Chang, Rong-Guey
    [J]. 2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 231 - +
  • [5] HARDWARE-SOFTWARE PARTITIONING FOR EMBEDDED MULTIPROCESSOR FPGA SYSTEMS
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (10A): : 3071 - 3083
  • [6] RTOS-centric cosimulator for embedded system design
    Honda, S
    Wakabayashi, T
    Tomiyama, H
    Takada, H
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3030 - 3035
  • [7] An efficiently hardware-software partitioning for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Hsin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    Hsiao, Rong-Shue
    [J]. IMECS 2007: INTERNATIONAL MULTICONFERENCE OF ENGINEERS AND COMPUTER SCIENTISTS, VOLS I AND II, 2007, : 346 - +
  • [8] Enhancement of hardware-software partition for embedded multiprocessor FPGA systems
    Lee, Trong-Yen
    Fan, Yang-Sin
    Cheng, Yu-Min
    Tsai, Chia-Chun
    Hsiao, Rong-Shue
    [J]. 2007 THIRD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION HIDING AND MULTIMEDIA SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2007, : 19 - +
  • [9] A comparison of the RTU hardware RTOS with a hardware/software RTOS
    Lee, J
    Mooney, VJ
    Daleby, A
    Ingström, K
    Klevin, T
    Lindh, L
    [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 683 - 688
  • [10] A Hardware/Software Cosimulator for Network-on-Chip
    Kurimoto, Yosuke
    Fukutsuka, Yusuke
    Taniguchi, Ittetsu
    Tomiyama, Hiroyuki
    [J]. 2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 172 - 175
12345