Novel architecture for highly hardware efficient implementation of real time Matrix Inversion using Gauss Jordan technique

被引:2
|
作者
Chandrakanth, V [1 ]
Kuloor, Ramachandra [1 ]
机构
[1] Elect & Radar Dev Estab LRDE, Bangalore 560093, Karnataka, India
来源
IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010) | 2010年
关键词
D O I
10.1109/ISVLSI.2010.100
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Advent of Matrix Theory has greatly aided and simplified the analysis for variety of signal processing algorithms. It has been proven that matrix notation is convenient for representation of signals and to perform operations on them. Many problems such as signal modeling, Wiener filtering and spectrum estimation require finding the solution or solutions to a set of linear equations[1]. Some of the common matrix related operations include transpose, triangularization, determinant calculation, eigen value decomposition and matrix inversion. Most of these operations are computationally intensive and have been difficult to implement on real time systems and therefore are not pursued much in VLSI design. In this paper we present a highly hardware efficient and simple memory based novel architecture implementing widely established Gauss Jordan technique for finding matrix inverse. First triangularization of the matrix is done which on further processing calculates the inverse matrix.
引用
收藏
页码:294 / 298
页数:5
相关论文
共 50 条
  • [1] Memory optimized architecture for efficient Gauss-Jordan matrix inversion
    de Matos, Goncalo M.
    Neto, Horacio C.
    2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 33 - +
  • [2] A Highly Customizable and Efficient Hardware Implementation for Parallel Matrix Inversion
    Alqahtani, Sultan
    Zhu, Yiqun
    Shi, Qizhi
    Meng, Xiaolin
    Wang, Xinhua
    2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 306 - 307
  • [3] InvArch: A Hardware Efficient Architecture for Matrix Inversion
    Cheema, Umer I.
    Nash, Gregory
    Ansari, Rashid
    Khokhar, Ashfaq A.
    2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 180 - 187
  • [4] Novel Architecture for Hardware Efficient FPGA Implementation of Real Time Configurable "Variable Point FFT" Using NIOS II™
    Chandrakanth, V
    Wasim, Nasir
    Paramananda, Jena
    Ramachandra, Kuloor
    2009 IEEE RADAR CONFERENCE, VOLS 1 AND 2, 2009, : 945 - 948
  • [5] A fast parallel Gauss Jordan algorithm for matrix inversion using CUDA
    Sharma, Girish
    Agarwala, Abhishek
    Bhattacharya, Baidurya
    COMPUTERS & STRUCTURES, 2013, 128 : 31 - 37
  • [6] GMDS: Hardware implementation of novel real output queuing architecture
    Arteaga, R.
    Tobajas, F.
    Esper-Chain, R.
    de Armas, V.
    Sarmiento, Roberto
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1254 - 1259
  • [7] A VLSI ARRAY FOR STABLE MATRIX-INVERSION USING GAUSS-JORDAN DIAGONALIZATION
    ELAMAWY, A
    DHARMARAJAN, KR
    ADVANCES IN COMPUTING AND CONTROL, 1989, 130 : 1 - 10
  • [8] A VLSI ARRAY FOR STABLE MATRIX-INVERSION USING GAUSS-JORDAN DIAGONALIZATION
    ELAMAWY, A
    DHARMARAJAN, KR
    LECTURE NOTES IN CONTROL AND INFORMATION SCIENCES, 1989, 130 : 1 - 10
  • [9] FPGA IMPLEMENTATION OF FLOATING-POINT COMPLEX MATRIX INVERSION BASED ON GAUSS-JORDAN ELIMINATION
    Moussa, Sherif
    Razik, Ahmed M. Abdel
    Dahmane, Adel Omar
    Hamam, Habib
    2013 26TH ANNUAL IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2013, : 557 - 560
  • [10] Efficient Hardware Implementation of Real-Time Object Tracking
    Njuguna, Josphat Chege
    Alabay, Emre
    Celebi, Anil
    Celebi, Aysun Tasyapi
    Gullu, Mehmet Kemal
    2022 30TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU, 2022,