共 50 条
- [1] Memory optimized architecture for efficient Gauss-Jordan matrix inversion 2007 3RD SOUTHERN CONFERENCE ON PROGRAMMABLE LOGIC, PROCEEDINGS, 2007, : 33 - +
- [2] A Highly Customizable and Efficient Hardware Implementation for Parallel Matrix Inversion 2022 21ST INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2022), 2022, : 306 - 307
- [3] InvArch: A Hardware Efficient Architecture for Matrix Inversion 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 180 - 187
- [4] Novel Architecture for Hardware Efficient FPGA Implementation of Real Time Configurable "Variable Point FFT" Using NIOS II™ 2009 IEEE RADAR CONFERENCE, VOLS 1 AND 2, 2009, : 945 - 948
- [6] GMDS: Hardware implementation of novel real output queuing architecture 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1254 - 1259
- [7] A VLSI ARRAY FOR STABLE MATRIX-INVERSION USING GAUSS-JORDAN DIAGONALIZATION ADVANCES IN COMPUTING AND CONTROL, 1989, 130 : 1 - 10
- [8] A VLSI ARRAY FOR STABLE MATRIX-INVERSION USING GAUSS-JORDAN DIAGONALIZATION LECTURE NOTES IN CONTROL AND INFORMATION SCIENCES, 1989, 130 : 1 - 10
- [9] FPGA IMPLEMENTATION OF FLOATING-POINT COMPLEX MATRIX INVERSION BASED ON GAUSS-JORDAN ELIMINATION 2013 26TH ANNUAL IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2013, : 557 - 560
- [10] Efficient Hardware Implementation of Real-Time Object Tracking 2022 30TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE, SIU, 2022,