Ising Spin-Grass Error Correction for Unreliable Nanoelectronic Logic Circuits

被引:0
|
作者
Okada, Yasuhiro [1 ]
Fujisaka, Hisato [1 ]
Kamio, Takeshi [1 ]
Ahn, Chang-Jun [1 ]
Haeiwa, Kazuhisa [1 ]
机构
[1] Hiroshima City Univ, Fac Informat Sci, Hiroshima 7313194, Japan
关键词
D O I
10.1109/ECCTD.2009.5275123
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a fault and defect tolerance technique based on Ising spin-grass (ISG) for nanoelectronic logic circuits. An equivalent fault and defect-tolerant circuit of a logic circuit is constructed by cascading an input transformation circuit, a redundant circuit, and an ISG which corrects errors caused in the redundant circuit. We built combinatorial and sequential circuits of this structure and evaluated the error correction performance of their internal ISGs. The ISG exhibits high performance on correcting both permanent defect and transient errors in combinatorial circuits. The ISG has error correction capability also in sequential circuits when the rate of errors in the ISG itself is low.
引用
收藏
页码:886 / 889
页数:4
相关论文
共 9 条
  • [1] Probabilistic Maximum Error Modeling for Unreliable Logic Circuits
    Lingasubramanian, Karthikeyan
    Bhanja, Sanjukta
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 223 - 226
  • [2] Coherent Ising Machines with Optical Error Correction Circuits
    Reifenstein, Sam
    Kako, Satoshi
    Khoyratee, Farad
    Leleu, Timothee
    Yamamoto, Yoshihisa
    ADVANCED QUANTUM TECHNOLOGIES, 2021, 4 (11)
  • [3] Hybridization of Spin Decision Logics for Ising Machine with Logic Circuits
    Miki, T.
    Yoshida, A.
    Shimada, M.
    Shirakashi, J.
    2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 470 - 473
  • [4] Mimicking of thermal spin dynamics by controlling sparsity of interactions in Ising spin computing with digital logic circuits
    Yoshida, Asaki
    Miki, Tsukasa
    Shimada, Moe
    Yoneda, Yuri
    Shirakashi, Jun-ichi
    APPLIED PHYSICS EXPRESS, 2022, 15 (06)
  • [5] A method for automatic design error location and correction in combinational logic circuits
    Wahba, AM
    Borrione, D
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 113 - 127
  • [6] Method for automatic design error location and correction in combinational logic circuits
    TIMA Lab, Grenoble, France
    J Electron Test Theory Appl JETTA, 2 (113-127):
  • [7] R-code for Concurrent Error Detection and Correction in the Logic Circuits
    Stempkovskiy, Alexander
    Telpukhov, Dmitry
    Gurov, Sergei
    Zhukova, Tatiana
    Demeneva, Alena
    PROCEEDINGS OF THE 2018 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2018, : 1430 - 1433
  • [8] Error Correction via Restorative Feedback in M-ary Logic Circuits
    Winstead, Chris
    Luo, Yi
    Monzon, Eduardo
    Tejeda, Abiezer
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2014, 23 (3-4) : 337 - 363
  • [9] Fundamental thresholds of realistic quantum error correction circuits from classical spin models
    Vodola, Davide
    Rispler, Manuel
    Kim, Seyong
    Mueller, Markus
    QUANTUM, 2022, 6