共 9 条
- [1] Probabilistic Maximum Error Modeling for Unreliable Logic Circuits GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 223 - 226
- [3] Hybridization of Spin Decision Logics for Ising Machine with Logic Circuits 2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 470 - 473
- [5] A method for automatic design error location and correction in combinational logic circuits JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1996, 8 (02): : 113 - 127
- [6] Method for automatic design error location and correction in combinational logic circuits J Electron Test Theory Appl JETTA, 2 (113-127):
- [7] R-code for Concurrent Error Detection and Correction in the Logic Circuits PROCEEDINGS OF THE 2018 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2018, : 1430 - 1433