Chip-scale packaging of power devices and its application in integrated power electronics modules

被引:2
|
作者
Liu, XS [1 ]
Jing, XK [1 ]
Lu, GQ [1 ]
机构
[1] Virginia Tech, Ctr Power Elect Syst, Power Elect Packaging Lab, Blacksburg, VA 24061 USA
关键词
D O I
10.1109/ECTC.2000.853179
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present a power electronics packaging technology utilizing chip-scale packaged (CSP) power devices to build three-dimensional integrated power electronics modules (IPEMs). The chip-scale packaging structure, termed Die Dimensional Ball Grid Array (D(2)BGA), eliminates wire bonds by using stacked solder bumps to interconnect power chips. D(2)EGA package consists of a power chip, inner solder bumps, high-lead solder balls, and molding resin. It has the same lateral dimensions as the starting power chip, which makes high-density packaging and module miniature possible. This package enables the power chip to combine excellent thermal transfer, high current handling capability, improved electrical characteristics, and ultra-low profile packaging. Electrical tests show that the V-CE(sat) and on-resistance of the D(2)BGA high speed insulated-gate-bipolar transistors (IGBTs) are improved by 20% and 30% respectively by eliminating the device's wirebonds and other external interconnections, such as the leadframe. In this paper, we present the design, reliability, and processing issues of D(2)BGA package, and the implementation of these chip-scale packaged power devices in building 30 kW half-bridge power converter modules. The electrical and reliability test results of the packaged devices and the power modules are reported.
引用
收藏
页码:370 / 377
页数:4
相关论文
共 50 条
  • [1] Chip-scale packaging of power devices and its application in integrated power electronics modules
    Liu, XS
    Jing, XK
    Lu, GQ
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2001, 24 (02): : 206 - 215
  • [2] Power electronics packaging and miniature using chip-scale packaged power devices
    Liu, XS
    Lu, GQ
    IPEMC 2000: THIRD INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE, VOLS 1-3, PROCEEDINGS, 2000, : 246 - 251
  • [3] Application realities of chip-scale packaging
    Circuits Assembly, 1997, 8 (07): : 38 - 40
  • [4] Simultaneous Wireless Power Transfer and Communication to Chip-Scale Devices
    Arakawa, Brandon
    Gao, Liuqing
    Yang, Yansong
    Guan, Junfeng
    Gao, Anming
    Lu, Ruochen
    Gong, Songbin
    2017 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2017, : 307 - 310
  • [5] Power dissipation in a vertically integrated chip-scale atomic clock
    Kitching, J
    Knappe, S
    Schwindt, PDD
    Shah, V
    Hollberg, L
    Liew, LA
    Moreland, J
    PROCEEDINGS OF THE 2004 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM AND EXPOSITION, 2005, : 781 - 784
  • [6] Chip-scale power booster for light
    Kim, Jungwon
    SCIENCE, 2022, 376 (6599) : 1269 - 1269
  • [7] High power chip-scale laser
    Antman, Yair
    Gil-molina, Andres
    Westreich, Ohad
    Ji, Xingchen
    Gaeta, Alexander l.
    Lipson, Michal
    OPTICS EXPRESS, 2024, 32 (26): : 47306 - 47312
  • [8] Integrated Power Modules (IPMs), a novel MCM approach to high power electronics design and packaging
    Lostetter, A.B.
    Barlow, F.
    Elshabini, A.
    International Journal of Microcircuits and Electronic Packaging, 21 (03): : 274 - 278
  • [9] A Micromachined Wiring Board With Integrated Microinductor for Chip-Scale Power Conversion
    Meyer, Christopher D.
    Bedair, Sarah S.
    Morgan, Brian C.
    Arnold, David P.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2014, 29 (11) : 6052 - 6063
  • [10] Chip-scale packaging primer
    Malatesta, James
    Bauer, Ron
    Printed Circuit Design, 2000, 17 (03):