A novel video signal processor with VLIW-controlled SIMD architecture

被引:1
|
作者
Zhang, Y [1 ]
Ma, KK [1 ]
Yao, QD [1 ]
机构
[1] Nanyang Technol Univ, Sch EEE, Singapore 639798, Singapore
关键词
VSP; SIMD; VLIW;
D O I
10.1117/12.386696
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In this paper, we present a novel video signal processor (VSP) architecture, named VS-VSP, which combines the very long instruction word (VLIW) control with the single instruction multiple data (SIMD) processing technology. The SIMD architecture provides high performance for the computation-intensive tasks, and the VLIW control introduces satisfactory flexibility to the whole system. In addition, a hierarchical memory organization is employed in VS-VSP to tackle the high data-bandwidth requirements in the video signal processing application. The proposed VS-VSP architecture can be exploited for implementing a variety of video coding algorithms efficiently.
引用
收藏
页码:932 / 940
页数:9
相关论文
共 50 条
  • [1] Datapath design for a VLIW video signal processor
    Wolfe, A
    Fritts, J
    Dutta, S
    Fernandes, EST
    [J]. THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, 1997, : 24 - 35
  • [2] A novel video signal processor with reconfigurable pipelined architecture
    Lai, YK
    Chen, LG
    Chiang, MC
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 73 - 76
  • [3] A parallel camera image signal processor for SIMD architecture
    Seung-Hyun Choi
    Junguk Cho
    Yong-Min Tai
    Seong-Won Lee
    [J]. EURASIP Journal on Image and Video Processing, 2016
  • [4] A parallel camera image signal processor for SIMD architecture
    Choi, Seung-Hyun
    Cho, Junguk
    Tai, Yong-Min
    Lee, Seong-Won
    [J]. EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2016,
  • [5] High-performance crossbar interconnect for a VLIW video signal processor
    Dutta, S
    OConnor, KJ
    Wolfe, A
    [J]. NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 45 - 49
  • [6] Mapping a VLIW x SIMD processor on an FPGA: Scalability and performance
    Nelissen, Micha
    Van Berkel, Kees
    Sawitzki, Sergei
    [J]. 2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 521 - 524
  • [7] VLIW Processor Codesign for Video Processing
    Jörg Wilberg
    Raul Camposano
    [J]. Design Automation for Embedded Systems, 1997, 2 : 79 - 119
  • [8] VLIW processor codesign for video processing
    Wilberg, J
    Camposano, R
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 1997, 2 (01) : 79 - 119
  • [9] Architecture and applications of the HiPAR video signal processor
    Ronner, K
    Kneip, J
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1996, 6 (01) : 56 - 66
  • [10] VLIW processor architecture adapted to FPAs
    Petit, L
    Legat, JD
    [J]. ADVANCED FOCAL PLANE ARRAYS AND ELECTRONIC CAMERAS II, 1998, 3410 : 128 - 132