Algorithmic and software techniques for embedded vision on programmable processors

被引:6
|
作者
Kisacanin, Branislav [1 ]
Nikolic, Zoran [2 ]
机构
[1] Texas Instruments Inc, Dallas, TX 75265 USA
[2] Texas Instruments Inc, Houston, TX USA
关键词
Real-time; Embedded; Vision; Programmable; DSP;
D O I
10.1016/j.image.2010.02.003
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the last few years, programmable architectures centered around high-end DSP processors have emerged as the platform of choice for high-volume embedded vision applications, such as automotive safety and video surveillance. Their programmability inherently addresses the problems presented by the sheer diversity of vision algorithms. This paper provides an overview of high-impact algorithmic and software techniques for embedded vision applications implemented on programmable architectures and discusses several system-level issues. We provide a general discussion and practical examples for the following categories of algorithmic techniques: fast algorithms, reduced dimensionality and mathematical shortcuts. Additionally, we discuss the importance of software techniques such as the use of fixed-point arithmetic, reduced data transfers and cache-friendly programming. In our experience, each of these techniques is a key enabler for real-time embedded vision systems. (C) 2010 Elsevier B.V. All rights reserved.
引用
收藏
页码:352 / 362
页数:11
相关论文
共 50 条
  • [1] Embedded software for an array of processors
    Bique, S
    [J]. ESA'04 & VLSI'04, PROCEEDINGS, 2004, : 171 - 175
  • [2] SOFTWARE IS EMBEDDED IN SIGNAL PROCESSORS
    HAYDON, E
    [J]. RESEARCH & DEVELOPMENT, 1987, 29 (05): : 61 - 61
  • [3] SOFTWARE TOOLS FOR EMBEDDED PROCESSORS
    BANKS, W
    [J]. BYTE, 1994, 19 (12): : 22 - 22
  • [4] Lightweight Software Encryption for Embedded Processors
    Hiscock, Thomas
    Savry, Olivier
    Goubin, Louis
    [J]. 2017 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2017, : 213 - 220
  • [5] Software Level Power Consumption Models and Power Saving Techniques for Embedded DSP Processors
    Bleakley, C. J.
    Casas-Sanchez, Miguel
    Rizo-Morente, Jose
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (02) : 281 - 290
  • [6] Timing analysis of embedded software for speculative processors
    Mitra, T
    Roychoudhury, A
    Li, XF
    [J]. ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 126 - 131
  • [7] Software-Based Self-Test Techniques for Dual-Issue Embedded Processors
    Bernardi, Paolo
    Cantoro, Riccardo
    De Luca, Sergio
    Sanchez, Ernesto
    Sansonetti, Alessandro
    Squillero, Giovanni
    [J]. IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2020, 8 (02) : 464 - 477
  • [8] A Programmable Vision Chip Based on Multiple Levels of Parallel Processors
    Zhang, Wancheng
    Fu, Qiuyu
    Wu, Nan-Jian
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (09) : 2132 - 2147
  • [9] Software-based instruction caching for embedded processors
    Miller, Jason E.
    Agarwal, Anant
    [J]. ACM SIGPLAN NOTICES, 2006, 41 (11) : 293 - 302
  • [10] Software-Based Self-Test Techniques of Computational Modules in Dual Issue Embedded Processors
    Bernardi, P.
    Bovi, C.
    Cantoro, R.
    De Luca, S.
    Meregalli, R.
    Piumatti, D.
    Sanchez, E.
    Sansonetti, A.
    [J]. 2015 20th IEEE European Test Symposium (ETS), 2015,