Efficient approaches for constructing a massively parallel processing system

被引:1
|
作者
Guan, HW
Cheung, TY
机构
[1] Prineon Inc, Adv Technol Res Grp, Stoneham, MA 02180 USA
[2] City Univ Hong Kong, Dept Comp Sci, Hong Kong, Hong Kong, Peoples R China
关键词
multiprocessor system; parallel processing; crossbar switch; parallel application; performance evaluation;
D O I
10.1016/S1383-7621(00)00019-9
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
How to construct a massively parallel processing system has drawn a lot of attention. An important feature affecting the performance and characteristics of the architecture with an interconnection of multiple processors is its configuration design and scalability of the system. Good performance of a parallel application is often the result of an appropriate match between the processes of the parallel application and the configuration of multiple processor system. In order to accommodate different parallel applications, it is highly desirable that the configuration of the architecture and the number of processors can be modified easily and extended flexibly. Two efficient technical approaches for constructing a massively parallel processing system with scalability are proposed. One is based on multilayered mother-boards and the other on crossbar switches. The technique and the two approaches have been adapted in a real-life application which is a parallel implementation of backpropagation neural computation. Performance evaluation for the two approaches is included. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:1185 / 1190
页数:6
相关论文
共 50 条
  • [1] Balanced and efficient processing in massively parallel databases
    Holmes, D
    ISE'2001: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON INFORMATION SYSTEMS AND ENGINEERING, 2001, : 213 - 217
  • [2] An efficient implementation of parallel eigenvalue computation for massively parallel processing
    Katagiri, T
    Kanada, Y
    PARALLEL COMPUTING, 2001, 27 (14) : 1831 - 1845
  • [3] HYPERNET - A COMMUNICATION-EFFICIENT ARCHITECTURE FOR CONSTRUCTING MASSIVELY PARALLEL COMPUTERS
    HWANG, K
    GHOSH, J
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (12) : 1450 - 1466
  • [5] Efficient image processing applications on the MasPar massively parallel computers
    Hamdi, M
    Pan, Y
    Tong, KW
    INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (04): : 489 - 514
  • [6] HYPERNET: A COMMUNICATION-EFFICIENT ARCHITECTURE FOR CONSTRUCTING MASSIVELY PARALLEL COMPUTERS.
    Hwang, Kai
    Ghosh, Joydeep
    IEEE Transactions on Computers, 1987, C-36 (12) : 1450 - 1466
  • [7] Massively parallel image processing system for intelligent transportation system applications
    Talib, ZA
    Love, NS
    Gealow, JC
    Hall, G
    Masaki, I
    Sodini, CG
    IEEE CONFERENCE ON INTELLIGENT TRANSPORTATION SYSTEMS, 1997, : 367 - 372
  • [8] Efficient stream interface topologies for massively-parallel SIMD processing
    Abbo, A. A.
    Choudhary, V. S.
    Kleihorst, R. P.
    Wielage, P.
    Sevat, L.
    ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 158 - +
  • [9] Efficient Top-K Query Processing on Massively Parallel Hardware
    Shanbhag, Anil
    Pirk, Holger
    Madden, Samuel
    SIGMOD'18: PROCEEDINGS OF THE 2018 INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2018, : 1557 - 1570
  • [10] SIMD massively parallel processing system for real-time image processing
    Chen, XC
    Zhang, M
    Yao, QD
    Liu, JL
    Ye, H
    Wu, S
    Li, DX
    Zhang, Y
    Ding, L
    Yao, ZY
    Yang, WJ
    Pan, QH
    INTERNATIONAL SYMPOSIUM ON MULTISPECTRAL IMAGE PROCESSING, 1998, 3545 : 596 - 599